Design electronics for cluster counting and production of a 4-channel prototype

In the context of drift chambers and for the application of the cluster counting technique, the object of this task is to be able to implement, within a single FPGA board, peak finding algorithms (with high peak-finding efficiency) for the parallel processing of as many channels as possible (4, at this stage).