Published July 7, 2016 | Version v1

Flush+Flush: A Fast and Stealthy Cache Attack

  • 1. TU Graz

Description

Research on cache attacks has shown that CPU caches leak signi_cant information. Proposed detection mechanisms assume that all cache attacks cause more cache hits and cache misses than benign applications and use hardware performance counters for detection. In this article, we show that this assumption does not hold by developing a novel attack technique: the Flush+Flush attack. The Flush+Flush attack only relies on the execution time of the ush instruction, which depends on whether data is cached or not. Flush+Flush does not make any memory accesses, contrary to any other cache attack. Thus, it causes no cache misses at all and the number of cache hits is reduced to a minimum due to the constant cache ushes. Therefore, Flush+Flush attacks are stealthy, i.e., the spy process cannot be detected based on cache hits and misses, or state-of-the-art detection mechanisms. The Flush+Flush attack runs in a higher frequency and thus is faster than any existing cache attack. With 496 KB/s in a cross-core covert channel it is 6:7 times faster than any previously published cache covert channel.
 

Notes

H2020 644052 / HECTOR

Files

HECTOR-Flush-Flush-Cache-Attack-2016.pdf

Files (516.9 kB)

Name Size Download all
md5:0b730a11e9f5ccfc2e66a2a049cb6ee2
516.9 kB Preview Download

Additional details

Funding

European Commission
HECTOR - HARDWARE ENABLED CRYPTO AND RANDOMNESS 644052