Planned intervention: On Wednesday June 26th 05:30 UTC Zenodo will be unavailable for 10-20 minutes to perform a storage cluster upgrade.
Published August 30, 2020 | Version v1
Journal article Open

Viable System Verilog Assertions(SVA) Praxis in AMBA AHB-Lite Protocol Design

  • 1. VLSI Design(M Tech), GITAM University, Visakhapatnam, India
  • 2. ECE Department, GITAM University, Visakhapatnam, India.
  • 1. Publisher


Digital integrated circuit(ic design entanglement has been far reaching since the demonstration by kil by in this day and age system on chip(soc) design verification accommodate billion , more specifically trillion transistors designs came into existence due to artificial intelligence(ai) designs. The expertise designers tried to ramp up design process by using effective eda tools , still the time wheel move in recursive process. In order to accelerate time wheel of design process specified design methodology needed for every design. The overview of various design methodologies followed in the market now a days. Emulation performance by using veloce platform in bfm mode on ahb lite transmissions. Simulation by using software eda tools is slow going on wheel of design when we go for higher abstraction. Accelerated simulation and emulation using hardware is costly in contrast with software simulation. Prototyping is expedient. Formal verification and intelligent software simulations are frail. The possibility of selection between various hardware engines become ravelled. It develop into perspicuous only amalgamation of engines will assist design verification teams to be triumphant. In this design combination of hardware accelerated simulator as a combination of emulator used to accelerate time wheel by using arm amba ahb lite protocol as a design.



Files (389.9 kB)

Name Size Download all
389.9 kB Preview Download

Additional details

Related works

Is cited by
Journal article: 2249-8958 (ISSN)


Retrieval Number