Published August 10, 2015 | Version v1
Conference paper Open

Energy Efficient and High Performance 64-bit Arithmetic Logic Unit using 28nm Technology

Creators

  • 1. AMITY University

Description

Arithmetic Logic Units are one of the vital unit in general purpose processors and major source of power dissipation. In this paper we have demonstrated an optimized Arithmetic and Logic Unit through the use of an optimized carry select adder. Carry select adders have been considered as the best in their category in terms of power and delay. In this context a full adder optimized in terms of power has been used in synthesizing a carry select adder. Combined with the new adder structure, there is a substantial improvement in terms of power and delay. The total device power and hierarchy power has been reduced to 12.5 % and 53.39 % respectively. 3 % reduction in total completion time has also been observed. The circuit has been synthesized on kintex FPGA through Xilinx 14.3 using 28 nm technology in Verilog HDL and results has been simulated on Modelsim 10.3c. The design is verified using System Verilog on QuestaSim in UVM environment.

Files

Energy_Efficient_and_High_Performance_64-bit_Arithmetic_Logic_Unit_using_28nm_Technology.pdf

Files (275.4 kB)

Additional details

References

  • Alhalabi, B.; Al-Sheraidah, A., "A novel low power multiplexerbased full adder cell," Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on , vol.3, no., pp.1433,1436 vol.3, 2001
  • Rani, T.E.; Rani, M.A.; Rao, R., "AREA optimized low power arithmetic and logic unit," Electronics Computer Technology (ICECT), 2011 3rd International Conference on , vol.3, no., pp.224,228, 8-10 April 2011
  • Parmar, S.; Singh, K.P., "Design of high speed hybrid carry select adder," Advance Computing Conference (IACC), 2013 IEEE 3rd International , vol., no., pp.1656,1663, 22-23 Feb. 2013
  • Ramakrishna Reddy, A.; Parvathi, M., "Efficient carry select adder using 0.12μm technology for low power applications," Advances in Computing, Communications and Informatics (ICACCI), 2013 International Conference on , vol., no., pp.550,553, 22-25 Aug. 2013
  • Dubey, V.; Sairam, R., "An Arithmetic and Logic Unit Optimized for Area and Power," Advanced Computing & Communication Technologies (ACCT), 2014 Fourth International Conference on, vol., no., pp.330,334, 8-9 Feb. 2014 .
  • Yousuf, R.; Najeeb-ud-din, "Synthesis of carry select adder in 65 nm FPGA," TENCON 2008 - 2008 IEEE Region 10 Conference , vol., no., pp.1,6, 19-21 Nov. 2008 doi: 10.1109/TENCON.2008.4766397
  • Ashutosh Gupta and Kota Solomon Raju, “Design and Implementation of 32-bit Controller for Interactive Interfacing with Reconfigurable Computing Systems” International Journal of Computer Science and Information Technology (IJCSIT), Vol.1, No.2, pp 80-87, Nov 2009. ISSN: 0975-3826(online); 0975-4660
  • Gupta. Ashutosh, Duhan. Manoj and Raju Kota. Solomon, HDL Implementation of Sine-Cosine Function Using CORDIC Algorithm in 32-Bit Floating Point Format (June 19, 2009). The Icfai University Journal of Science & Technology, Vol. 5, No. 2, pp. 40-48, June 2009.
  • Parul Sharma and Ashutosh Gupta, “Design, Implementation and Optimization of highly efficient UART,” The IUP Journal of Science & Technology, Vol. 5, No. 4, pp. 21-30, December 2009
  • Gaur, Nidhi; Gupta, Ashutosh; Sharma, Anil Kumar; Malviya, Rahul, "HDL implementation of prepaid electricity billing machine on FPGA," Confluence The Next Generation Information Technology Summit (Confluence), 2014 5th International Conference - , vol., no., pp.972,975, 25-26 Sept. 2014
  • Agarwal, C.; Gupta, A, "Modeling, simulation based DC motor speed control by implementing PID controller on FPGA," Confluence 2013: The Next Generation Information Technology Summit (4th International Conference) , vol., no., pp.467,471, 26-27 Sept. 2013.