Published November 14, 2014 | Version v1
Conference paper Open

Reusable High Speed Architecture Design for Video Transmission in Satellite Applications

Creators

  • 1. VIT University

Description

This paper presents a reusable technique for high speed video streaming applications with the designed architecture without using any error correction codes to recover the data when it is affected by transmission errors. The proposed technique is more advantageous as it utilizes the designed architecture itself for correcting the fault and produces the uninterrupted transmission within a short delay so that the error correction in this case is 100%.

Files

Reusable_High_Speed_Architecture_Design_for_Video_Transmission_in_Satellite_Applications.pdf

Files (521.8 kB)

Additional details

References

  • David Taubman, MEMBER, IEEE,” High Performance Scalable Image Compression with EBCOT”, IEEE Transcations on Image Processing, 2000, vol 9, no.7, pp.1158-1170.
  • Vikrant Singh Thakur, Kavitha Thakur, “Design and Implementation of a highly efficient gray image compression codec using fuzzy based soft hybrid JPEG standard”, 2014 IEEE International Conference on Electronic Systems, Signal Processing and Computing Technologies. Nagpur (India), pp.484-489, 9-11, Jan. 2014.
  • Pradosh Bandyopadhyay, Soumik Das, Shauvik Paul, Atal Chaudhuri, Monalisa Banarjee,” A Dynamic Watermarking Scheme For Color Image Authentication”, 2009 IEEE International Conference On Advances in Recent Technologies in Communication and Computing. Kottayam, Kerala (India), pp. 314-318, 27-28 Oct. 2009.
  • Yao-Chung Lin, David Varodayan, Bernd Girod,” Image Authentication Based on Distributed source Coding”,2007 IEEE International Conference on Image Processing. San Antario (TX). pp. 111-5 – 111-8, 16th Sept. 2007-19th Oct. 2007.
  • Fawad Ahmed, M.Y.Siyal. “A Secure and Robust Hashing Scheme for Image Authentication”,IEEE 5th International Conference on Information, Communications and Signal Processing. Bangkok, pp. 705-709, Dec 6-9 Dec 2005.
  • Rajesh S. Parthasarathy, Ramalingam Sridhar, “Double Pass Transistor Logic For High Performance Wave Pipelined Circuits”, 11th International Conference on VLSI Design. Chennai, pp. 495-500, 4-7 Jan 1998.
  • Mustafa Dagtekin, Stephen C. Demarco, Rajeev Ramanath, Wesley E. Snyder, “A High Speed Video Processing and Display System. 2000 SPIE Medical Imaging Conference on Image Display and Visualization. San Diego (CA). 2000. pp.588-594, 12th Feb 2000.
  • J.A. Kalomiros, J. Lygouras. Design and Evaluation of a Hardware / Software FPGAbased system for fast image processing. Elsevier Journals on Microprocessors and Microsystems, 2008. Vol.32, no.2, pp. 95-106.
  • J.Dubois, M.Mattavelli, L.Pierrefeu, J.Miteran,” Configurable Motion Estimation Hardware Accelerator Module For the MPEG-4 Reference Hardware Description Platform”, 2005 IEEE International Conference On Image Processing. Genova.pp. 1040-1043, 11-14 Sept. 2005.
  • Deependra Talla, Lizy.K.John,”Cost-Effective Hardware Acceleration of Multimedia Applications”, IEEE 2001 International Conference on Computer Design (ICCD, 2001). Austin (TX).pp. 415-424, 23-26 Sept 2001.
  • Shih Chang Hsia, Ying – Chao Chou. VLSI Implementation of High Throughput Parallel H.264/ AVC baseline Intra Predictor. IET Journals on Circuits, Devices and Systems, 2013, vol.8, no.1, pp.10-18.
  • Shivani Parmar, Kirat Pal Singh,” Design of High Speed Hybrid Carry Select Adder”, IEEE. 3rd International Conference on Advanced Computing Conference (IACC). Ghaziabad. pp. 1656- 1663,22-23 Feb 2013.
  • Gang He, Dajiang Zhou, Wei Fei, Zhixang Chen, Jinjia Zhou, Satoshi Goto. High Performance H.264/AVC Intra Prediction Architecture for Ultra High Definition Video Applications. IEEE Transactions On Very Large Scale Integration (VLSI) Systems, 2014, vol.22, no.1, pp. 76-89.
  • Mai C.R .De Vasconcelos, Denis T. Franco, LIRIDA A. De B. Naviner, Jean- Francois Naviner,” Reliability Analysis of Combinational Circuits Based on a Probabilistic Binomial Model”,6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference. Montreal (QC). pp. 310-313,22-25, June 2008.
  • Sachin. P. Kamat, Senior Member IEEE. Fault- Tolerant Architecture for an MPEG-4 Based Video Decoder Driver. IEEE Embedded Systems Letters, 2012, vol.4, no.1.pp. 13-16.
  • Adam Jacobs, Grzegorz Cieslewski, Alan D. George,” Overhead and Reliability Analysis Of Algorithm Based Fault Tolerance In FPGA Systems”,22nd IEEE International Conference on Field Programmable Logic And Applications (FPL), Oslo (Norway), 2012, pp. 300-306,29-31, Aug 2012.