Multi-Dimensional LUT-based Digital Predistorter for Concurrent Dual-Band Envelope Tracking Power Amplifier Linearization
- 1. Universitat Politècnica de Catalunya (UPC)
- 2. Centre Tecnològic de Telecomunicacions de Catalunya (CTTC)
Description
This paper presents a multi lookup table (LUT) implementation scheme for the 3D distributed memory polynomial (3D-DMP) behavioral model used in Digital Predistortion (DPD) linearization for concurrent dual-band envelope tracking (ET) power amplifiers (PAs). The proposed 3D-Distributed Memory LUTs (3D-DML) architecture is suitable for efficient FPGA implementation. In order to optimize the linearization performance as well as to reduce the number of resources of the 3D-DML model, a new variant of the Orthogonal Matching Pursuit (OMP) algorithm is proposed to properly select the best LUTs. Experimental results show that the proposed strategy reduces the number of LUTs (i.e. the number of coefficients) while meeting the targeted linearity levels.
Notes
Files
Multi-Dimensional LUT-based Digital Predistorter for Concurrent.pdf
Files
(535.1 kB)
Name | Size | Download all |
---|---|---|
md5:696d5476ccb0543ef2ea0f308f1c594f
|
535.1 kB | Preview Download |