ELECTRONICS & ELECTRICAL DOMAIN
Published September 7, 2024 | Version v1
Journal article Open

Design of an ALU using a Hybrid Synchronous Counter

Creators

Description

In computing, an arithmetic logic unit is a combined digital circuit that performs bitwise and mathematical operations on integers and binary integers. The aim of this paper is to design an ALU using 8-bit. Programmable synchronous counter, that is a combination of straight and twisted ring counters. It performs ALU operations on two 4-bit binary values and outputs the result. An ALU performs the arithmetic and logical operations on two 4- bit numbers. These operations include addition, subtraction, logical AND, OR, XNOR, LEFT SHIFT AND RIGHT SHIFT. Multiple ALU outputs are possible based on the values of select lines received from the counters.

Files

Design of an ALU using a Hybrid Synchronous Counter.pdf

Files (159.0 kB)

Additional details

References

  • 1. Gadda, N., & Eranna, U. (2020, February). 64-bit ALU design using vedic mathematics. In 2020 international conference on emerging trends in information technology and engineering (ic-ETITE) (pp. 1-4). IEEE.
  • 2. Rasappan, S., Thangavel, G., Ahmed, S. R., Nishath, S. A., Ali, M. A., & Tahir, N. M. (2023, August). Design and Implementation of 3–bit Calculator for an ALU using Vertical and Crosswise Multiplication. In 2023 IEEE 13th International Conference on Control System, Computing and Engineering (ICCSCE) (pp. 309-313). IEEE.
  • 3. NJ, A. Y., & Adersh, V. R. (2023, May). FPGA Implementation of a High Speed Efficient Single Precision Floating Point ALU. In 2023 International Conference on Control, Communication and Computing (ICCC) (pp. 1-5). IEEE.
  • 4. Chandralekha, V., Navya, L., Syamala, N., & Sanapala, K. (2020, October). Design of 8 bit and 16 bit Reversible ALU for low power applications. In 2020 IEEE 5th International Conference on Computing Communication and Automation (ICCCA) (pp. 477-480). IEEE.
  • 5. KavyaShree, D., Samundiswary, P., & Gowreesrinivas, K. V. (2019, January). High speed multipliers using counters based on symmetric stacking. In 2019 International Conference on Computer Communication and Informatics (ICCCI) (pp. 1-6). IEEE.
  • 6. Saini, I., & Khosla, M. (2020, July). Low Power 32-bit Synchronous and Reconfigurable ALU Design using Chain Structure. In 2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT) (pp. 1-7). IEEE.
  • 7. Ravi, L. S., & Naveen, K. B. (2023, November). Digital System Design of ALU using Reversible Logic Gates. In 2023 International Conference on Recent Advances in Science and Engineering Technology (ICRASET) (pp. 1-5). IEEE.