ELECTRONICS & ELECTRICAL DOMAIN
Published September 6, 2024 | Version v1
Journal article Open

Design of High Speed Carry Select Adder Using Kogge-Stone and Carry-Lookahead Adders

Authors/Creators

Description

The adder is acknowledged as the fundamental component in various arithmetic and logical operations. In efforts to enhance operational efficiency, the Carry Select Adder (CSLA) has been devised. By integrating multiple high-speed adder logics within a conventional CSLA framework, operational speed is further enhanced. This study presents the design of a hybrid CSLA that amalgamates the advantages of both Kogge Stone Adder and Look Ahead Adder (CLA) methodologies to achieve superior performance. Kogge Stone Adder, distinguished for its rapid carry generation, is incorporated to bolster speed. Concurrently, Look Ahead Adders are strategically deployed in the initial stages of the enhanced adder to capitalize on their computational prowess, particularly beneficial for smaller bit numbers. A 64-bit hybrid CSLA is realized on the Xilinx Spartan 6 FPGA development board. The resultant modified hybrid carry select adder demonstrates notable improvements in speed and energy efficiency, surpassing conventional carry select adder implementations.

Files

Design of High Speed Carry Select Adder using Kogge-Stone and Carry-Lookahead Adders.pdf

Files (461.9 kB)

Additional details

References

  • 1. Daphni, S., & Grace, K. V. (2021, February). Design an area efficient kogge stone adder using pass transistor logic. In 2021 Third international conference on intelligent communication technologies and virtual mobile networks (ICICV) (pp. 614-618). IEEE.
  • 2. Hossain, A. N. M., & Abedin, M. A. (2019, February). Implementation of an XOR based 16-bit carry select adder for area, delay and power minimization. In 2019 International Conference on Electrical, Computer and Communication Engineering (ECCE) (pp. 1-4). IEEE.
  • 3. Hasan, M., Biswas, P., Alam, M. S., Zaman, H. U., Hossain, M., & Islam, S. (2019, July). High speed and ultra low power design of carry-out bit of 4-bit carry look-ahead adder. In 2019 10th International Conference on Computing, Communication and Networking Technologies (ICCCNT) (pp. 1-5). IEEE.
  • 4. Ravula, M. R., Potharaju, A., & Vidyadhar, R. P. (2022, March). Designing carry look ahead adder to enrich performance using one bit hybrid full adder. In 2022 International conference on electronics and renewable systems (ICEARS) (pp. 86-89). IEEE.
  • 5. Gaur, N., Mehra, A., Kumar, P., & Kallakuri, S. (2019, March). 16 bit power efficient carry select adder. In 2019 6th International Conference on Signal Processing and Integrated Networks (SPIN) (pp. 558-561). IEEE.
  • 6. Hossain, M. S., & Arifin, F. (2020, July). A proposed design of conventional 4-bit carry look-ahead adder improving performance. In 2020 Advanced Computing and Communication Technologies for High Performance Applications (ACCTHPA) (pp. 89-93). IEEE.
  • 7. Joy, U. B., Chakraborty, A., Sen, S., Das, A., Biswas, P., & Tasnim, A. (2023, January). Performance enhancement of conventional design of 4-bit carry look-ahead adder. In 2023 3rd International Conference on Robotics, Electrical and Signal Processing Techniques (ICREST) (pp. 12-16). IEEE.
  • 8. El-Bendary, M. A., & Haggag, A. (2021, May). Investigating performance analysis of a novel low-power efficient area carry-look ahead adder. In 2021 International Mobile, Intelligent, and Ubiquitous Computing Conference (MIUCC) (pp. 364-369). IEEE.
  • 9. Bansal, H. K., Singh, T., Karna, R. R., Gupta, N., & Sharma, T. (2023, September). Front-End Design of 64-Bit Carry Look Ahead Adder. In 2023 International Conference on Sustainable Emerging Innovations in Engineering and Technology (ICSEIET) (pp. 281-285). IEEE.
  • 10. Raavi, S., & Satyanarayana, T. (2022, November). Implementation of High-Speed Hybrid Carry Select Adder using Binary to Excess-1 Converter. In 2022 International Conference on Augmented Intelligence and Sustainable Systems (ICAISS) (pp. 1435-1439). IEEE.