Design and Implementation of Arithmetic Unit using Vedic Multiplier
Creators
Description
The Arithmetic Logic Unit (ALU) is an essential part of digital computing that performs arithmetic and logical operations. The goal of this study is to improve computational efficiency, especially in multiplication operations, by investigating the integration of dedicated multiplier circuits inside the ALU architecture. The design and implementation of a logic unit utilizing Vedic multiplier principles offer a promising avenue for advancing the efficiency and performance of digital circuits. By harnessing ancient mathematical wisdom in modern computing applications, this research contributes to the ongoing pursuit of innovative and sustainable solutions in the field of digital design and engineering. The design and implementation of a logic unit utilizing Vedic multiplier principles offer a promising avenue for advancing the efficiency and performance of digital circuits. By harnessing ancient mathematical wisdom in modern computing applications, this research contributes to the ongoing pursuit of innovative and sustainable solutions in the field of digital design and engineering.
Files
Design and Implementation of Arithmetic Unit using Vedic Multiplier.pdf
Files
(178.1 kB)
| Name | Size | Download all |
|---|---|---|
|
md5:abe0fe24364afadd0fa837a52cfa44ba
|
178.1 kB | Preview Download |
Additional details
References
- 1. Patil, A., Kapare, S., Shinde, G., Tekade, A., Andhare, M., & Kumbar, V. (2023, May). Create a 32-bit Vedic Multiplier and Compare it Against Other Multipliers Using A Carry Look-Ahead Adder. In 2023 4th International Conference for Emerging Technology (INCET) (pp. 1-4). IEEE.
- 2. Haripriya, A., Nagaraj, S., & Samanth, C. (2023, May). Design and Analysis of 16-bit Vedic Multiplier using RCA and CSLA. In 2023 International Conference on Signal Processing, Computation, Electronics, Power and Telecommunication (IConSCEPT) (pp. 1-5). IEEE.
- 3. KR, A. J., Sakkara, S., & Komal, M. (2022, April). A novel, scalable n* n reversible logic multiplier design. In 2022 3rd International Conference on Intelligent Engineering and Management (ICIEM) (pp. 249-255). IEEE.
- 4. Gangwar, P., Gupta, R., & Kaur, G. (2021, September). A Design Technique for Delay and Power Efficient Dadda-Multiplier. In 2021 Third International Conference on Inventive Research in Computing Applications (ICIRCA) (pp. 66-71). IEEE.
- 5. Phuse, A. S., & Tasgaonkar, P. P. (2022, August). Design and Implementation of Different Multiplier Techniques and Efficient MAC Unit on FPGA. In 2022 International Conference on Signal and Information Processing (IConSIP) (pp. 1-5). IEEE.
- 6. Brahmaiah, V. P., Gurrala, V. K., Tuduru, S. T., & Kishore, K. H. (2022, December). DESIGN OF AREA AND POWER-OPTIMIZED VLSI ARCHITECTURE OF ALUDESIGN USING SIGNED MULTIPLIER. In 2022 International Conference on Recent Trends in Microelectronics, Automation, Computing and Communications Systems (ICMACC) (pp. 276-280). IEEE.
- 7. Chugh, H., & Singh, S. (2022, October). Design and implementation of a high-Performance 4-bit vedic multiplier using a novel 5-bit adder in 90nm technology. In 2022 10th International Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions)(ICRITO) (pp. 1-6). IEEE.
- 8. Gadda, N., & Eranna, U. (2020, February). 64-bit ALU design using vedic mathematics. In 2020 international conference on emerging trends in information technology and engineering (ic-ETITE) (pp. 1-4). IEEE.
- 9. Surekha, G., Madesh, G., Kumar, M. P., & Sriramoju, H. (2023, May). Design and Implementation of Arithmetic and Logic Unit (ALU). In 2023 2nd International Conference on Applied Artificial Intelligence and Computing (ICAAIC) (pp. 1530-1536).
- 10. Kumari, J. R., Varshitha, Y., Gopi, C., & Rakesh, M. (2023, May). Design and Implementation of ALU Using Ring Counters. In 2023 International Conference on Signal Processing, Computation, Electronics, Power and Telecommunication(IConSCEPT) (pp. 1-5). IEEE.).