Published September 30, 2022 | Version CC BY-NC-ND 4.0
Journal article Open

Low Power ALU using Wave Shaping Diode Adiabatic Logic

  • 1. Department of Electronics and Communications, Indira Gandhi Delhi Technical University for Women, Delhi, India.

Contributors

Contact person:

  • 1. Department of Electronics and Communications, Indira Gandhi Delhi Technical University for Women, Delhi, India.

Description

Abstract: The evolution of portable electronic devices and their widespread application has led to an increased focus on power dissipation as one of the critical parameters. An increase in functionality requirement and design complexity on a single chip has resulted in increased power dissipation. High power dissipation has motivated study and innovation on low power circuit design techniques. Adiabatic logic has been studied as one of the design techniques to reduce power dissipation by reusing the power that was getting dissipated in conventional designs. This paper presents the application of Wave Shaping Diode Adiabatic Logic (WSDAL) to implement an ALU and analyse the improvement in power dissipation as compared to the conventional CMOS design. The WSDAL design uses a slow and time-fluctuating 2-phase sinusoidal Power Clock (PC), which supplies power as well as a clock to the designs. WSDAL uses an Ultra-Low Power Diode (ULPD) structure that operates as a wave shaping device and reduces glitches at the output. The design has been implemented in OrCAD Capture and simulated using Pspice in TSMC 180nm technology. The simulations were performed at 200MHz PC frequency and power dissipation was studied over a range of voltages from 1.4V to 2.2V. The simulations show that WSDAL ALU dissipates less power than the CMOS design. This study indicates that WSDAL-based designs have the potential to be deployed for power dissipation reduction in portable devices.

Notes

Published By: Lattice Science Publication (LSP) © Copyright: All rights reserved.

Files

D1209091422.pdf

Files (445.6 kB)

Name Size Download all
md5:227f25cb49b78fc58a90860666daa9bb
445.6 kB Preview Download

Additional details

Related works

Is cited by
Journal article: 2582-8843 (ISSN)

References

  • D. Kumar and M. Kumar, "Comparative analysis of adiabatic logic challenges for low power CMOS circuit designs," Microprocessors and Microsystems , vol. 60, p. 107–121, 2018.
  • D. Kumar and M. Kumar, "VLSI implementation of wave shaping diode based adiabatic logic (WSDAL)," International Journal of Electronics, vol. 108, no. 4, p. 589–606, 2021.
  • C. P. Anantha, S. Sheng and R. W. Brodersen, "Low-power CMOS digital design," IEICE Transactions on Electronics, vol. 75, no. 4, pp. 371-382, 1992.
  • H. J. Veendrick, "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits," IEEE Journal of Solid-State Circuits, vol. 19, no. 4, pp. 468-473, 1984.
  • S. Garg and V. Niranjan, "A new Cascadable Adiabatic Logic Technique," Electrical and Electronics Engineering: An International Journal, vol. 5, no. 1, pp. 21-36, 2016.
  • J. M. Rabaey and M. Pedram, eds. Low power design methodologies, Vol 336 Springer Science & Business Media, 2012.
  • G. Chaudhary, S. Garg and V. Niranjan, "Adiabatic Technique For Fat Tree Decoder To Be Used In Flash ADCs," in National Systems Conference (NSC), 14-16 December 2015.
  • M. T. Cutitaru, "IDPAL – A Partially-Adiabatic Energy-Efficient Logic Family: Theory and Applications to Secure Computing," Ph.D. dissertation, Electrical/Computer Engineering, Old Dominion University, 2014.
  • Y. Moon and D.-K. Jeong, "Efficient charge recovery logic," in Digest of Technical Papers., Symposium on VLSI Circuits IEEE, 1995.
  • A. Vetuli, S. Pascoli and L. M. Reyneri, "Positive feedback in adiabatic logic," Electronics Letters, vol. 32, no. 20, pp. 1867-1869, 1996.
  • V. G. Oklobdzija, D. Maksimovic and F. Lin, "Pass-transistor adiabatic logic using single power-clock supply," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 44, no. 10, pp. 842-846, 1997.
  • P. Sasipriya and V. K. Bhaaskaran, "Design of Low Power VLSI Circuits Using Two-Phase Adiabatic Dynamic Logic (2PADL)," Journal of Circuits, Systems and Computers, vol. 27, no. 4, 2018.
  • D. Levacq, V. Dessard and D. Flandre, "Low leakage SOI CMOS static memory cell with ultra-low power diode," IEEE Journal of Solid-State Circuits, vol. 42, no. 3, pp. 689-702, 2007.

Subjects

ISSN: 2582-8843 (Online)
https://portal.issn.org/resource/ISSN-L/2582-8843
Retrieval Number: 100.1/ijvlsid.D1209091422
https://www.ijvlsi.latticescipub.com/portfolio-item/d1209091422/
Journal Website
https://www.ijvlsi.latticescipub.com/
Publisher: Lattice Science Publication (LSP)
https://www.latticescipub.com/