Published December 4, 2020 | Version v1
Journal article Open

Controlling the relaxation mechanism of low strain Si1−xGex/Si(001) layers and reducing the threading dislocation density by providing a preexisting dislocation source

  • 1. Siltronic AG
  • 2. Leibniz-Institut für Kristallzüchtung
  • 3. IHP - Leibniz-Institut für innovative Mikroelektronik
  • 4. Università di Roma Tre
  • 5. Università degli Studi di Milano-Bicocca

Description

Strain relaxed Si1−𝑥Ge𝑥 buffer layers on Si(001) can be used as virtual substrates for the growth of both strained Si and strained SiGe, which are suitable materials for sub-7 nm CMOS devices due to their enhanced carrier mobility. For industrial applications, the threading dislocation density (TDD) has to be as low as possible. However, a reduction of the TDD is limited by the balance between dislocation glide and nucleation as well as dislocation blocking. The relaxation mechanism of low strain Si0.98Ge0.02 layers on commercial substrates is compared to substrates with a predeposited SiGe backside layer, which provides threading dislocations at the edge of the wafer. It is shown that by the exploitation of this reservoir, the critical thickness for plastic relaxation is reduced and the formation of misfit dislocation bundles can be prevented. Instead, upon reaching the critical thickness, these preexisting dislocations simultaneously glide unhindered from the edge of the wafer toward the center. The resulting dislocation network is free of thick dislocation bundles that cause pileups, and the TDD can be reduced by one order of magnitude.

Notes

This article may be downloaded for personal use only. Any other use requires prior permission of the author and AIP Publishing. This article appeared in Journal of Applied Physics 128, 215305 (2020) and may be found at https://doi.org/10.1063/5.0032454.

Files

2020_Becker.pdf

Files (3.9 MB)

Name Size Download all
md5:0b0dea2b729f545019dc3a08e93708fa
3.9 MB Preview Download

Additional details

Funding

TAPES3 – Technology Advances for Pilotline of Enhanced Semiconductors for 3nm 783247
European Commission