A Cascaded H-Bridge Multilevel Inverter with Reduced Number of Switches
Creators
- 1. Department of Electrical and Electronics, PDA College of Engineering, Kalaburagi, India.
Contributors
- 1. Publisher
Description
This paper presents simulation of a 5-level cascaded H-bridge multilevel inverter, with reduce the number of power switching devices in the current flow direction. The propose topology consists of a five switches with double DC sources. The analysis is designing a new topology for a single phase cascaded multilevel H-bridge inverter (CHBMLI), with a focus on the number of power switching devices in the current flow direction. Conduction and switching losses have to be reduced to achieve higher performance operation of power electronic devices. Multilevel inverters are designed to achieve the desired voltages of output from different DC sources. A analysis of the simulated power loss values is deals with based on how the power switch reduction led to the loss decreases.
Files
L80211091220.pdf
Files
(839.6 kB)
Name | Size | Download all |
---|---|---|
md5:b4c63178fc10cc0c366e176057fa1035
|
839.6 kB | Preview Download |
Additional details
Related works
- Is cited by
- Journal article: 2278-3075 (ISSN)
Subjects
- ISSN
- 2278-3075
- Retrieval Number
- 100.1/ijitee.L80211091220