Journal article Open Access

DSP TMS320C6678 Based SHVC Encoder Implementation and its Optimization

Ibtissem Wali; Amina Kessentini; Mohamed Ali Ben Ayed; Nouri Masmoudi

Sponsor(s)
Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP)

The programmable processors newest technologies, as for example the multicore Digital Signal Processors (DSP), offer a promising solution for overcoming the complexity of the real time video encoding application. In this paper, the SHVC video encoder was effectively implemented just on a single core among the eight cores of TMS320C6678 DSP for a Common Intermediate Format (CIF)input video sequence resolution(352x288). Performance optimization of the SHVC encoder had reached up 41% compared to its reference software enabling a real-time implementation of the SHVC encoder for CIF input videos sequence resolution. The proposed SHVC implementation was carried out on different quantization parameters (QP). Several experimental tests had proved our performance achievement for real-time encoding on TMS320C6678.

Files (573.1 kB)
Name Size
E66560110522 .pdf
md5:d346801f38d151c03300aba792dd9efe
573.1 kB Download
30
34
views
downloads
Views 30
Downloads 34
Data volume 19.5 MB
Unique views 28
Unique downloads 31

Share

Cite as