Planned intervention: On Wednesday April 3rd 05:30 UTC Zenodo will be unavailable for up to 2-10 minutes to perform a storage cluster upgrade.
Published October 30, 2020 | Version v1
Journal article Open

A Modified Fused Floating Point Three Term Adder

  • 1. Department of Electronics and Communication Engineering,CollegeofEngineeringGuindy,AnnaUniversity,Chennai,India.
  • 1. Publisher

Description

This paper is about a modified architecture for a fused floating point three term adder. The important feature of a fused floating-point three-term adder is its ability to do multiple additions in same block to get better performance as well as accuracy compared to a conventional discrete floating point adder. The parallel prefix adder is one amongst the fastest adders and out of which the han-carlson adder represents a blend of the kogge-stone adders and brent-kung adder. In this work, han carlson adder is used to enhance the performance of the three term adder along with various optimization techniques. The adder is implemented using Verilog language in Xilinx ISE Design suite 14.2 and all Simulations are carried out in Isim simulator. Synthesis is done using Cadencetool.

Files

A19081010120.pdf

Files (681.0 kB)

Name Size Download all
md5:39f8e37ec5e515c13f3a94b30c4e4f2e
681.0 kB Preview Download

Additional details

Related works

Is cited by
Journal article: 2249-8958 (ISSN)

Subjects

ISSN
2249-8958
Retrieval Number
100.1/ijeat.A19081010120