AN IMPLEMENTATION OF BYPASSING BASED MULTIPLIER BY USING INCREMENTAL ADDER

In the recent growth of the portable electronics is forcing the designers to optimize the existing design for better       performance. Multiplication is the most commonly used arithmetic operation in various applications like, DSP processor, math processor and in various scientific applications. Hence it is very important for modern DSP systems to design high speed multipliers. Based on the simplification of addition operations in a  bypassing multiplier, a multiplier by using incremental adder  is proposed. Compared with row bypassing multiplier, column bypassing multiplier and 2-dimensional bypassing multiplier, our proposed  multiplier reduces the number of computations and increases the speed.