Best Practice Guide - Knights Landing

This best practice guide provides information about Intel's MIC architecture and programming models for the
Intel Xeon Phi co-processor in order to enable programmers to achieve good performance of their applications.
The guide covers a wide range of topics from the description of the hardware of the Intel Xeon Phi co-processor
through information about the basic programming models as well as information about porting programs up to
tools and strategies how to analyze and improve the performance of applications.
The Knights Landing (KNL) processor differ from the usual Intel processor due to its very high core count and the
hardware threading architecture. It represent an approach where a large number of simples cores are employed in
large number as opposed to larger more sophisticated cores in smaller number. The idea is that a higher fraction
of the transistors could be used for arithmetric operations. Over the decades the flops per transistor have declined.
The KNL represent the second generation of this approach, the Knights Corner (KNC) being the first. There is
also a best practice guide for the KNC [http://www.prace-ri.eu/best-practice-guide-intel-xeon-phi-html].