Info: Zenodo’s user support line is staffed on regular business days between Dec 23 and Jan 5. Response times may be slightly longer than normal.

Published December 1, 2020 | Version v1
Journal article Open

Design and implementation of 4-bit binary weighted current steering DAC

  • 1. Department of Electronics and Communication Engineering, Institute of Technology, Nirma University Ahmedabad, India

Description

A compact current-mode Digital-to-Analog converter (DAC) suitable for biomedical application is repesented in this paper. The designed DAC is binary weighted in 180nm CMOS technology with 1.8V supply voltage. In this implementation, authors have focused on calculaton of Non linearity error say INL and DNL for 4-bit DAC having various type of switches: NMOS, PMOS and transmission gate. The implemented DAC uses lower area and power compared to unary architecture due to absence of digital decoders. The desired value of Integrated non linearity (INL) and Differential non linearity (DNL) for DAC for are within a range of +0.5LSB. Result obtained in this works for INL and DNL for the case DAC using transmission gate is +0.34LSB and +0.38 LSB respectively with 22mW power dissipation.

Files

10 22576 27may 9may 20mar Y.pdf

Files (531.0 kB)

Name Size Download all
md5:015a5ce1a83c4feddaeca2b15503359b
531.0 kB Preview Download