Published September 5, 2020
| Version v1
Journal article
Open
Implementation and Design of FIR Filters using Verilog HDL and FPGA
- 1. Department of Electronics and Communication Engineering, KS Institute of Technology, Bangalore, India
Description
Digital filters play a major role in Very Large-Scale Integration Technology (VLSI), as most VLSI systems use addition as an integral operation. One such filter is FIR filter, whose basic implementation is achieved by adders. This paper mainly aims at designing a Moving Average 4-tap FIR filter using Verilog HDL and is implemented using Xilinx software and Spartan 6 FPGA kit with the concepts of Multiply and Accumulate (MAC) operation and convolution.
Notes
Files
V4I5-PICES0019.pdf
Files
(507.1 kB)
Name | Size | Download all |
---|---|---|
md5:1ddbf582014dcc7b2dfe4ce18c5784b3
|
507.1 kB | Preview Download |
Additional details
Related works
- Is derived from
- Journal article: http://pices-journal.com/ojs/index.php/pices/article/view/220 (URL)
- Is documented by
- Journal article: urn:nbn:de:101:1-2020090722021229995145 (URN)