Published July 16, 2020 | Version v1
Journal article Open

A novel FPGA-based test-bench framework for SDI stream verification

Creators

  • 1. Universidad Politécnica de Madrid
  • 2. KIOS Center of Excellence, University of Cyprus

Description

This paper presents a framework for complete simulation and verification of Serial Digital Interface (SDI) video using a verilog test-bench and geared toward FPGAs. This framework permits simulating the entire process: from test video signal generation to protocol verification in the FPGA which implements the Device Under Test (DUT). The novelty in the design is the combination of a customized test video signal generator with an implementation clone of DUT transceiver for in-depth protocol debugging. Identical input test patterns of the video protocol under test are generated and fed to DUT for verification. Thus, the model not only permits to evaluate the SDI transport layer but also validates the implementation at ultra low pixel level of the video format. This approach provides two advantages: cost saving in terms of additional lab test equipment and delivering all-in-one test solution to verify design and implementation. A practical implementation using a test example of a macroblock processing chain using SDI video interface shows the viability of the proposed framework for video protocol testing.

Notes

The final publication is available at Springer via https://doi.org/10.1186/s13640-020-00515-5 Conti, G., Kyrkou, C., Theocharides, T. et al. A novel FPGA-based test-bench framework for SDI stream verification. J Image Video Proc. 2020, 31 (2020). https://link.springer.com/article/10.1186/s13640-020-00515-5 Springer Rights and permissions: Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder.

Files

Verification_jivp-eurasip.pdf

Files (3.8 MB)

Name Size Download all
md5:5f4932bffe7dcb29e0b03cd024dd71a0
3.8 MB Preview Download