Poster Open Access

A FPGA Implementation Study of Successive Cancellation List=2 Polar Decoder

Sezer, E. Göksu; Arikan, Erdal

It is foreseen that for some of the beyond-5G applications, there will be demand for data rates up to 1 Tb/s [1]. Polar codes, introduced in [2], is one of the leading code classes for beyond-5G applications for reaching mentioned high throughputs with limited area and power consumption. Therefore polar code implementations, especially successive cancellation (SC), to reach high data rates is frequently studied subject. This study uses the successive cancellation list decoding [3] (SCL) polar decoder for list length equal to 2. The decoder is implemented on Xilinx Virtex-7 Ultrascale+FPGA available on the Amazon Web Services. Results of our study yields promising results towards reaching high throughput values within the EPIC project limits when the results are scaled to 7nm ASIC.

Files (873.5 kB)
Name Size
FPGA_Implementation_Study_of_SCL2_Polar_Decoder_poster.pdf
md5:10de5eb0ff9fe65474453b0d0335dbe8
873.5 kB Download
42
47
views
downloads
All versions This version
Views 4242
Downloads 4747
Data volume 41.1 MB41.1 MB
Unique views 3939
Unique downloads 4141

Share

Cite as