Conference paper Open Access

A New Technique to Generate Test Sequences for Reconfigurable Scan Networks

Riccardo Cantoro; Aleksa Damljanovic; Matteo Sonza Reorda; Giovanni Squillero

Nowadays, industries require reliable methods for accessing the instrumentations embedded within semiconductor devices. The situation led to the definition of standards, such as the IEEE 1687, for designing the required infrastructures, and the proposal of techniques to test them. So far, most of the test-generation approaches are either too computationally demanding to be applied in complex cases, or too approximate to yield high-quality tests. This paper exploits a recent idea: the state of a generic reconfigurable scan chain is modeled as a finite state automaton and a low-level fault, as an incorrect transition; it then proposes a new algorithm for generating a functional test sequence able to detect all incorrect transitions far more efficiently than previous ones. Such an algorithm is based on a greedy search, and it is able to postpone costly operations and eventually minimize their number. Experimental results on ITC`16 benchmarks demonstrate that the proposed approach is broadly applicable; has limited computational requirements; and the test sequences are order of magnitudes shorter than the ones previously generated by approximate methodologies.

Files (431.0 kB)
Name Size
ITC.pdf
md5:3aaf5b0d5d865d2433fbd250d498e1a3
431.0 kB Download
17
29
views
downloads
Views 17
Downloads 29
Data volume 12.5 MB
Unique views 16
Unique downloads 27

Share

Cite as