Info: Zenodo’s user support line is staffed on regular business days between Dec 23 and Jan 5. Response times may be slightly longer than normal.

Published April 5, 2015 | Version v1
Conference paper Open

Implementation of Area-Delay-Power Efficient Adder for Unsigned Integer Multiplier

  • 1. SSIT

Description

Multiplication and addition are most widely and oftenly used arithmetic computations performed in all digital signal processing applications. Multiplication is the basic arithmetic operation which is present in many part of the digital computer especially in signal processing systems such as graphics and computation system. It requires substantially more hardware resources and processing time than addition and subtraction. In fact, 8.72% of all the instruction in typical processing units is multiplication. This paper deals with the basic multiplier that is shift and add multiplier. Accurate operation of the shift and add multiplier is mainly influenced by the performance of the adder. So performance of the adder enhances the performance of the multiplier. Hence, to design a better architecture the basic adder blocks must have reduced delay time consumption and area efficient architectures. This paper involves the implementation of an adder for shift and add multiplier in terms of area delay and power. In this method, the carry-select operation is scheduled before the calculation of final-sum, which is different from the conventional approach.

Files

Implementation_of_Area-Delay-Power_Efficient_Adder_for_Unsigned_Integer_Multiplier.pdf

Additional details

References

  • Kuldeep Rawat, Tarek Darwish and Magdy Bayoumi, “A low power and reduced area Carry Select Adder”, 45th Midwest Symposium on Circuits and Systems, vol.1, pp. 467-470, March 2002.
  • Y. Kim and L.-S. Kim, "64-bit carry-select adder with reduced area "Electron. Lett. vol. 37, no. 10, pp. 614- 615, May 2001.
  • J. M. Rabaey, Digtal Integrated Circuits-A Design Perspective.Upper Saddle River, NJ: Prentice-Hall,2001.
  • Cadence, "Encounter user guide, " Version 6.2.4, March 2008.
  • R. Priya and J. Senthil Kumar, “ Enhanced area efficient architecture for 128 bit Modified CSLA”, International Conference on Circuits, Power and Computing Technologies,2013.
  • Shivani Parmar and Kirat pal Singh,”Design of high speed hybrid carry select adder”,IEEE ,2012.
  • I-Chyn Wey, Cheng-Chen Ho, Yi-Sheng Lin, and Chien-Chang Peng,” An Area-Efficient Carry Select Adder Design by Sharing the Common Boolean Logic Term”, Proceedings of the International MultiConference of Engineers and Computer Scientist 2012 Vol II,IMCES 2012,Hong-Kong,March 14-16 2012.
  • B. Ramkumar and Harish M Kittur,” Low-Power and Area- Efficient Carry Select Adder”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VOL. 20, NO. 2, February 2012.
  • Ms. S.Manjui, Mr. V. Sornagopae,” An Efficient SQRT Architecture of Carry Select Adder Design by Common Boolean Logic”,IEEE, 2013.
  • Youngjoon Kim and Lee-Sup Kim, “64-bit carry-select adder with reduced area”, Electronics Letters, vol.37, issue 10, pp.614-615, May 2001.
  • Yajuan He, Chip-Hong Chang and Jiangmin Gu, “An area efficient 64- bit square root Carry-Select Adder for low power applications”, IEEE International Symposium on Circuits and Systems,vol.4, pp.4082-4085, May 2005.