Published January 28, 2007
| Version 13769
Journal article
Open
Reducing Power in Error Correcting Code using Genetic Algorithm
Creators
Description
This paper proposes a method which reduces power consumption in single-error correcting, double error-detecting checker circuits that perform memory error correction code. Power is minimized with little or no impact on area and delay, using the degrees of freedom in selecting the parity check matrix of the error correcting codes. The genetic algorithm is employed to solve the non linear power optimization problem. The method is applied to two commonly used SEC-DED codes: standard Hamming and odd column weight Hsiao codes. Experiments were performed to show the performance of the proposed method.
Files
13769.pdf
Files
(347.8 kB)
| Name | Size | Download all |
|---|---|---|
|
md5:21a592fd055df6dc0059d429be0f5f7f
|
347.8 kB | Preview Download |
Additional details
References
- C. L. Chen and M. Y. Hsiao,''Error-Correcting Codes for Semiconductor memory applications: A State-of-the-Art review, IBM J. Res. Develop., vol. 28, pp. 124-134, July 1984.
- K. Favalli and C. Metra, ''Design of Low-Power CMOS Two-Rail Checkers'', Joumal of Microelectronics Systems Integration, vol. 5, no. 2, pp. 101-1 IO, 1997.
- K. Mohanram and N. A. Touba, ''Input ordering in concurrent Checkers to Reduce Power Consumption,'' Proc. of IEEE Symposium on Defecated Fault Tolerance, pp. 87-95,2002.
- D. Rossi, V. Dijk, R. Kleihorst, A. K. Nieuwland, and C. Metra, ''Power Consumption of Fault Tolerant Codes: the Active Elements,'' Proc. Of Intentional On-Line Testing Symposium, pp. 61-67, 2003.
- S Ghosh, S Basu, NA Touba, ''Reducing Power Consumption in Memory ECC Checkers,'' International Test Conference, pp. 1322-1331, 2004.
- L. Davis, Handbook of Genetic Algorithms. Van Nostrand Reinhold, 1991.
- M. Y. Hsiao, ''A class of optimal minimum odd-weight-column SECDED codes,'' IBM J. Res. Develop., vol. 14, pp. 395-401, July 1970.
- W. Gao and S. Simmons, '' A study on the VLSI implementation of ECC for embedded DRAM,'' Electrical and Computer Engineering, 2003. IEEE CCECE 2003. Canadian Conf., vol. 1, pp. 203-206, May 2003.
- D. Coley, An Introduction to Genetic Algorithms for Scientists and Engineers, World Scientific, 1999. [10] I. M. Oliver, D. J. Smith, and J. Holland, '' A study of permutation crossover operators on the traveling salesman problem,'' Proc. Of the Second Int. Conf. Genetic Algorithms, Lawrence Erlbaum Associates, Hillsdale, NJ, 1987 Heesung Lee was born in Seoul, Korea, in 1979.