Published February 29, 2020 | Version v1
Journal article Open

An Efficient Architecture of Vedic Multiplier using FinFet Based Pass Transistor Logic

  • 1. Professor and Head, Department of ECE, Hindusthan Institute of Technology, Coimbatore.
  • 2. Research Scholar, Department of ECE, Hindusthan Institute of Technology, Coimbatore
  • 3. Principal, Akshaya College of Engineering and Technology, Coimbatore
  • 1. Publisher

Description

Multiplies is an important component in Digital Signal Processing (DSP) and communication systems. It is utilized in signal and image processing applications including convolution, Fast Fourier Transform (FFT) and correlation. Therefore, it is necessary to develop a multiplier with power efficient and speed to reduce the cost of the system. Vedic multiplier has been introduced to solve the problems of existing multiplier. It is based on 16 algorithms. These algorithms use algebra, arithmetic operations and geometry. Urdhva Tiryabhyam is widely employed formula which provides high speed and efficient. Vedic multiplies generates partial sums and products in single step. It has been designed using pass transistor logic which reduces the number of components utilized to build logic gates by removing unwanted transistors. This paper design a vedic multiplier with FinFET based pass transistor logic. The developed multiplies provides better performance and suitable for high speed applications. 2x2 and 4x4 vedic multipliers are developed and executed 180nm approach with Tanner EDA Tool 3.0.

Files

C5311029320.pdf

Files (1.1 MB)

Name Size Download all
md5:113f0509b692b3770358d97fd4ed0b09
1.1 MB Preview Download

Additional details

Related works

Is cited by
Journal article: 2249-8958 (ISSN)

Subjects

ISSN
2249-8958
Retrieval Number
C5311029320/2020┬ęBEIESP