Published December 1, 2017 | Version v1
Journal article Open

Simulation of 16 bit ALU using Verilog hdl

Authors/Creators

Description

In many digital circuits ALU is a basic building block. It can be used in integer arithmetic computations and as Complex operation. This research paper is based on the simulation of 16 bit ALU using VHDL. The design was implemented using VHDL Xilinx Synthesis tool ISE and targeted for Spartan device. An ALU performs following operations - Addition, subtraction, multiplication, Not, logical shift right, logical shift left, rotate right, rotate left, OR, AND, XOR, NAND, NOR, XNOR and comparison between two signals. Mayank Mittal "Simulation of 16 bit ALU using Verilog-hdl" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-1 , December 2017, URL: https://www.ijtsrd.com/papers/ijtsrd5876.pdf

Files

19 Simulation of 16 bit ALU using Verilog-hdl.pdf

Files (882.8 kB)

Name Size Download all
md5:3eaa58b6e970e79d3275bb0970ad1eaf
882.8 kB Preview Download