Published September 9, 2026
| Version v1
Software
Open
VXI IronFlywheel (Model GH9): Asymmetric Dual-Core Real-Time Control Engine for 92ns Synthetic Inertia & Harmonic Grid Stabilization
Authors/Creators
Description
Project Overview:
The VXI IronFlywheel (Model GH9) is a safety-critical, bare-metal control framework designed for asymmetric dual-core microcontrollers to inject instant synthetic virtual inertia into modern high-voltage utility power grids. As traditional fossil-fuel facilities with massive, spinning mechanical steel turbines are phased out, modern clean energy grids face a severe frequency stability crisis due to the zero-physical-mass nature of solid-state electronic inverters. The VXI IronFlywheel converts pre-existing inverter infrastructure into a high-speed virtual flywheel, resolving localized coordinate transformations and phase step-disruptions within an extreme 92-nanosecond internal algorithmic execution window, eliminating control-loop transport delay to deliver zero-lag telemetry updates to the 150 kHz physical gating layer.
The VXI IronFlywheel (Model GH9) is a safety-critical, bare-metal control framework designed for asymmetric dual-core microcontrollers to inject instant synthetic virtual inertia into modern high-voltage utility power grids. As traditional fossil-fuel facilities with massive, spinning mechanical steel turbines are phased out, modern clean energy grids face a severe frequency stability crisis due to the zero-physical-mass nature of solid-state electronic inverters. The VXI IronFlywheel converts pre-existing inverter infrastructure into a high-speed virtual flywheel, resolving localized coordinate transformations and phase step-disruptions within an extreme 92-nanosecond internal algorithmic execution window, eliminating control-loop transport delay to deliver zero-lag telemetry updates to the 150 kHz physical gating layer.
Technical Architecture & Hardening:
- Constant-Time Execution Core: Implements a branchless 5th-order Chebyshev minimax polynomial math engine to execute coordinate vector transformations in exactly 36–44 hardware clock cycles, ensuring a flat error distribution across the full \([0, \pi/2]\) domain with zero rounding clipping.
- Triple Modular Redundancy (TMR): Deploys a branchless bitwise majority vote resolution loop utilizing a strict TMR value registration layout with inline compiler macro overrides to force 3 unique physical RAM transactions, neutralizing physical Electromagnetic Fault Injection (EMFI) side-channel attack vectors.
- Silicon Sandboxing (MPU): Hard-allocates stack and execution boundaries using an onboard Memory Protection Unit (MPU) with eXecute-Never (XN) attributes to trap unauthorized buffer overflows.
- Lock-Free Inter-Core Corridors: Utilizes a non-blocking Double Read Token Barrier mechanism to bridge Core 2 safety tracking with Core 1 SCADA management spaces, completely immunizing data frames against dynamic tearing or race condition stalls.
Licensing & Terms of Use:
This project repository, its underlying plain-text source modules, and physical hardware footprint blueprints are distributed to the public domain exclusively under the terms of the Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International Public License (CC BY-NC-SA 4.0). Free educational hosting, academic research, and non-profit adaptation are permitted and encouraged under these reciprocal terms.
This project repository, its underlying plain-text source modules, and physical hardware footprint blueprints are distributed to the public domain exclusively under the terms of the Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International Public License (CC BY-NC-SA 4.0). Free educational hosting, academic research, and non-profit adaptation are permitted and encouraged under these reciprocal terms.
Enterprise Notice: Any deployment, embedding, installation, or operational execution of this control engine inside live, revenue-generating commercial utility systems is strictly prohibited under the baseline public terms. Commercial enterprise deployment requires a proprietary exception waiver contract directly from the author.