ELECTRONICS & ELECTRICAL DOMAIN
Published July 29, 2026 | Version v1
Journal article Open

Design and Block-Level Simulation of a 16-Bit SAR ADC in 180 nm CMOS for GPR Applications

Authors/Creators

Description

This paper presents the design and block-level simulation of a 16-bit Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) implemented in the 180 nm CMOS Process Design Kit (PDK) of the Semiconductor Laboratory (SCL), India, using Cadence Virtuoso with the Spectre simulation engine. The proposed architecture comprises four sub-blocks: a MOS-switch-based Sample-and-Hold (S&H) circuit, a 16-bit R-2R resistive ladder DAC, a dynamic comparator, and a dual-register TSPC-based SAR control logic. Operating from a 1.8 V supply at 20 MHz, the ADC achieves a 1.25 MSPS conversion rate with a theoretical resolution of 27.4 μV/LSB. All four sub-blocks were individually verified through transistor-level simulation. System integration challenges arising from insufficient op-amp gain and DAC settling time are identified and analysed, with corrective measures proposed as future work.

Files

Design and Block-Level Simulation of a 16-Bit SAR ADC.pdf

Files (435.8 kB)

Additional details

References

  • 1. B. Razavi, Design of Analog CMOS Integrated Circuits. New York, NY: McGraw-Hill, 2001.
  • 2. B. Murmann, "The race for the extra decibel: a brief review of current ADC performance trajectories," IEEE Solid-State Circuits Magazine, vol. 7, no. 3, pp. 58–66, Summer 2015.
  • 3. M. van Elzakker et al., "A 10-bit charge-redistribution ADC consuming 1.9 μW at 1 MS/s," IEEE Journal of Solid-State Circuits, vol. 45, no. 5, pp. 1007–1015, May 2010.
  • 4. C. C. Liu, S. J. Chang, G. Y. Huang, and Y. Z. Lin, "A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure," IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 731–740, Apr. 2010.
  • 5. A. Shikata et al., "A 0.5V 1.1MS/sec 6.3fJ/conversion-step SAR-ADC with tri-level comparator in 40nm CMOS," in Proc. IEEE Symp. VLSI Circuits, 2011, pp. 262–263.
  • 6. J. Craninckx and G. Van der Plas, "A 65fJ/conversion-step 0-to-50MS/s 9b charge-sharing SAR ADC in 90nm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 246–247.
  • 7. D. Schinkel et al., "A double-tail latch-type voltage sense amplifier with 18ps setup + hold time," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 314–315.
  • 8. M. H., A. U. M., A. R. M., A. A. U., and H. Laddi, "Design of R-2R Digital to Analog Converter (DAC) using CMOS Technology," International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering, vol. 13, no. 9, Sept. 2025, doi: 10.17148/IJIREEICE.2025.13905.
  • 9. E. Jahnavi, U. Geethamrutha, B. K. Rehman, E. Chandrasekhar, and P. Chandrasekhar, "Design of 4-bit Binary Weighted DAC in 180nm CMOS Technology," International Journal of Microsystems and IoT, vol. 2, no. 8, pp. 1112–1117, Aug. 2024, doi: 10.5281.
  • 10. S. Babayan-Mashhadi and R. Lotfi, "Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 2, pp. 343–352, Feb. 2014.