Published August 30, 2025
| Version v1
Journal article
Open
Embedded System Design for Real-Time Image Processing Applications
Description
Embedded systems have become an essential backbone of modern digital applications, with real-time image processing emerging as one of their most impactful domains. The increasing demand for intelligent vision-based solutions in areas such as healthcare, automotive safety, industrial automation, and security surveillance has accelerated research on resource-efficient embedded architectures. Unlike conventional computing platforms, embedded systems impose stringent constraints on processing power, memory capacity, and energy consumption. This paper presents a detailed study on the design considerations, computational models, and optimization strategies that enable efficient real-time image processing in embedded environments. By integrating hardware accelerators, optimized algorithms, and specialized system-on-chip (SoC) architectures, embedded systems can achieve low-latency performance while maintaining portability and cost-effectiveness. The work also examines the challenges associated with handling high-resolution image streams and the role of parallelism and deep learning integration in overcoming these barriers
Files
1760426022_IJAEAAUG25V2A85.pdf
Files
(448.4 kB)
| Name | Size | Download all |
|---|---|---|
|
md5:90a13b71b45b3152a5c4d69a2ca09bc4
|
448.4 kB | Preview Download |
Additional details
Identifiers
Dates
- Issued
-
2025-08-30Embedded systems have become an essential backbone of modern digital applications, with real-time image processing emerging as one of their most impactful domains. The increasing demand for intelligent vision-based solutions in areas such as healthcare, automotive safety, industrial automation, and security surveillance has accelerated research on resource-efficient embedded architectures. Unlike conventional computing platforms, embedded systems impose stringent constraints on processing power, memory capacity, and energy consumption. This paper presents a detailed study on the design considerations, computational models, and optimization strategies that enable efficient real-time image processing in embedded environments. By integrating hardware accelerators, optimized algorithms, and specialized system-on-chip (SoC) architectures, embedded systems can achieve low-latency performance while maintaining portability and cost-effectiveness. The work also examines the challenges associated with handling high-resolution image streams and the role of parallelism and deep learning integration in overcoming these barriers
References
- [1] W. Wolf, B. Ozer, and T. Lv, "Smart cameras as embedded systems," Computer, vol. 35, no. 9, pp. 48–53, 2002. [2] S. Mittal, "A survey of FPGA-based accelerators for convolutional neural networks," Neural Computing and Applications, vol. 30, no. 1, pp. 1–26, 2018. [3] P. Marwedel, Embedded System Design: Embedded Systems Foundations of Cyber-Physical Systems, 3rd ed., Springer, 2021. [4] A. R. Omondi and J. C. Rajapakse, FPGA Implementations of Neural Networks, Springer, 2006. [5] R. Hartley and A. Zisserman, Multiple View Geometry in Computer Vision, 2nd ed., Cambridge Univ. Press, 2004. [6] X. Zhang, Y. Wang, J. Lin, and D. Chen, "Efficient embedded vision processing using FPGA-based architectures," IEEE Transactions on Circuits and Systems for Video Technology, vol. 29, no. 4, pp. 1152–1165, 2019. [7] S. B. Furber, "Large-scale neuromorphic computing systems," Journal of Neural Engineering, vol. 13, no. 5, pp. 1–16, 2016. [8] H. Ghaffarzadeh, M. Shoaran, and E. A. Lee, "Design methodologies for embedded vision systems: A survey," ACM Transactions on Embedded Computing Systems, vol. 18, no. 5, pp. 1–27, 2019. [9] C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, "Optimizing FPGA-based accelerator design for deep convolutional neural networks," in Proc. ACM/SIGDA FPGA, 2015, pp. 161–170. [10] K. T. Cheng, "Real-time image processing system design using heterogeneous computing platforms," IEEE Design & Test, vol. 34, no. 5, pp. 10–18, 2017. [11] S. H. Kang, Y. Y. Lee, and K. H. Park, "Embedded vision system for real-time pedestrian detection using FPGA and ARM processors," IEEE Transactions on Industrial Informatics, vol. 14, no. 12, pp. 5441–5452, 2018. [12] Y. Ma, N. Suda, and S. Vrudhula, "Efficient hardware design of machine learning accelerators on FPGAs," IEEE Transactions on Multi-Scale Computing Systems, vol. 4, no. 4, pp. 583–596, 2018. [13] H. Lee and H. Kim, "Energy-efficient image recognition with FPGA-based embedded systems," Journal of Signal Processing Systems, vol. 90, no. 3, pp. 417–428, 2018. [14] D. P. Baviskar, R. K. Gupta, and V. K. Madisetti, "Design and implementation of real-time embedded image processing algorithms," Journal of Real-Time Image Processing, vol. 17, no. 6, pp. 2007–2019, 2020. [15] R. Gonzalez and R. Woods, Digital Image Processing, 4th ed., Pearson, 2018. [16] M. A. Sadeghi, A. Dargazany, and H. Ghiasi, "High-performance embedded platforms for vision-based navigation in UAVs," IEEE Access, vol. 7, pp. 166100–166111, 2019. [17] A. Krizhevsky, I. Sutskever, and G. Hinton, "ImageNet classification with deep convolutional neural networks," in Proc. NIPS, 2012, pp. 1097–1105. [18] Y. Chen, T. Krishna, J. Emer, and V. Sze, "Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks," IEEE Journal of Solid-State Circuits, vol. 52, no. 1, pp. 127–138, 2017. [19] H. Esmaeilzadeh, T. Cao, Y. Xi, and D. Burger, "Dark silicon and the end of multicore scaling," IEEE Micro, vol. 32, no. 3, pp. 122–134, 2012. [20] P. Zhang, M. Xie, and H. Wu, "FPGA-based parallel architectures for image processing," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 2, pp. 491–502, 2020. [21] M. T. Hossain, M. Hasan, and R. Ali, "Low-power real-time embedded image classification framework," International Journal of Electronics and Communications, vol. 129, pp. 153540, 2021. [22] S. Xu, J. Qiu, and C. Wu, "FPGA-based real-time object tracking system with optimized feature extraction," IEEE Access, vol. 9, pp. 8032–8044, 2021.