There is a newer version of the record available.

Published July 31, 2025 | Version v1

DiffTest-H: Toward Semantic-Aware Communication in Hardware-Accelerated Processor Verification

  • 1. Institute of Computing Technology, Chinese Academy of Sciences
  • 2. University of Chinese Academy of Sciences
  • 3. Beijing Institute of Open Source Chip

Description

Artifacts of MICRO 2025 "DiffTest-H: Toward Semantic-Aware Communication in Hardware-Accelerated Processor Verification".

DiffTest-H is an open-source, hardware-accelerated co-simulation framework for processor verification. It deploys the Design Under Test (DUT) on Palladium or FPGA, while comparing its instruction-level architectural state with a golden reference model (REF) on host server. The artifact includes all code and workflow of DiffTest-H to demonstrate FPGA/Palladium-based simulation speed.

Latest version at Github: OpenXiangShan/xs-env at micro2025-ae

Files

DiffTest-H-artifacts.zip

Files (855.7 MB)

Name Size
md5:c0786f145dead035656a9732fc8744aa
855.7 MB Preview Download

Additional details

Software

Repository URL
https://github.com/OpenXiangShan/xs-env.git
Development Status
Active