Published September 30, 2023 | Version v1
Journal article Open

Power Gating Implentation for Low Power Optimizations using Gates

Authors/Creators

Description

Modern days need modern solutions, with the urge in the demand to lower the dissipated power. The integrated circuits with low power VLSI applications prefer a circuit design offer low power while in sleep without any performance degradation. One way to reduce the dissipated power is by using power gating.

Files

EJAET-10-9-57-60.pdf

Files (231.6 kB)

Name Size
md5:81a58fe0d6cceb4522588c1627c36115
231.6 kB Preview Download

Additional details

References

  • [1]. Matej Bartik, "External Power Gating Technique – An Inapproproate Solution for Low Power Devices", IEEE, June 2020
  • [2]. Mohit Saini, Siddharth Shringi, Abhijit Asati, "An Improved Power Gating Technique with Data Retention and Clock Gating", International Conference on Control, Automation, Power and Signal Processing, Jan 2021
  • [3]. HareKrishna Kumar, Anjan Kumar, Vinay Kumar Deolia, "Enabling Concurrent Clock and Power Gating in 32 Bit ROM", IEEE, July 2018
  • [4]. Neeraj Kr. Shukla, R.K. Singh, Manisha Pattanaik, "Design and Analysis of a Novel Low-Power SRAM Bit-Cell Structure at Deep-Sub_Micron CMOS Technology for Mobile Multimedia Applications", International Journal of Advanced Computer Science and Applications, Vol. 2, No. 5, 2011
  • [5]. Arslan Shahid, Saad Arif, Muhammad Yasir Qadri, Saba Munawar, "Power Optimization Using Clock Gating and Power Gating: A Review", Research Gate, July 2016
  • [6]. Akhila Abba, K Amarender, "Improved Power Gating Technique for Leakage Power Reduction ", Research Inventy: International Journal of Engineering and Science, Vol. 4, Issue 10, October 2014
  • [7]. https://anysilicon.com/power-gating/#:~:text=Coarse%2Dgrain%20power%20gating%20has,to%20fine%2Dgrain%20power%20gating
  • [8]. B. Prasanna Jyothi, D. Sunil Suresh, "Power Gating Mehtods: Comparative Study", IJCST Vol. 4, issue 2, June 2013