Published March 30, 2021 | Version CC BY-NC-ND 4.0
Journal article Open

Adjustable PRPG for Low Power Test Patterns

Authors/Creators

  • 1. M.Tech, VLSI System Design, Jawaharlal Nehru Technological University, Anantapuramu (AP), India.
  • 2. Department of ECE, Jawaharlal Nehru Technological University, Anantapuramu (AP), India.

Contributors

Contact person:

  • 1. M.Tech, VLSI System Design, Jawaharlal Nehru Technological University, Anantapuramu (AP), India.

Description

Abstract: As the power consumption is more in the processes of testing, test vector set compression and controlling of toggling plays a crucial role in reducing the power consumption during test mode. In exploring the controlling techniques of toggling, Pre-Selected Toggling (PRESTO) of test patterns is a technique that can control the toggling of a test patterns in a precise manner in Built-in Self -Test (BIST) architectures. In this paper we modify the architecture of existing Full Version PRESTO that can be used to generate test vectors and in addition binary sequences used as scan chins such that the controlling of sequence of test vectors depends on number of 1’s present in the switch code which is user defined thus reducing the testing time with significant fault coverage, and in addition the optimization is also observed in area and power. The area has decreased by 12.2% and power consumption by 15.43%. The Synthesis and implementation of the architectures are done using Artix7 (xc7a100tcsg324-3) FPGA family. The simulation results have been analyzed through Mentor-graphics Questa-sim 10.7C.

Notes

Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP) © Copyright: All rights reserved.

Files

F5500039621.pdf

Files (753.5 kB)

Name Size
md5:72a45b1d29bc0eeada713491c52fb3ac
753.5 kB Preview Download

Additional details

Related works

Is cited by
Journal article: 2277-3878 (ISSN)

References

  • B. Koenemann, "LFSR-coded test patterns for scan designs," in Proc.Eur. Test Conf. (ETC), 1991, pp. 237–242.
  • V. Gherman, H. Wunderlich, H. Vranken, F. Hapke, M. Wittke, and M. Garbers, "Efficient pattern mapping for deterministic logic BIST," in Proc. Int. Test Conf. (ITC), Oct. 2004, pp. 48–56.
  • A.-W. Hakmi, S. Holst, H. Wunderlich, J. Schloffel, F. Hapke, and A. Glowatz, "Restrict encoding for mixed-mode BIST," in Proc. 27th IEEE VLSI Test Symp. (VTS), May 2009, pp. 179–184.
  • A. S. Abu-Issa and S. F. Quigley, "Bit-swapping LFSR for low-power BIST," Electron. Lett., vol. 44, no. 6, pp. 401–402, Mar. 2008.
  • J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee, "Embedded deterministic test," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 23, no. 5, pp. 776–792, May 2004.
  • S. Gerstendorfer and H. Wunderlich, "Minimized power consumption for scan-based BIST," in Proc. Int. Test Conf. (ITC), 1999, pp. 77–84.
  • F. Corno, M. Rebaudengo, M. S. Reorda, G. Squillero, and M. Violante,"Low power BIST via non-linear hybrid cellular automata," in Proc.18th IEEE Very Large Scale Integr. (VTSI) Test Symp., May 2000,pp. 29–34.
  • X. Lin and J. Rajski, "Adaptive low shift power test pattern generator for logic BIST," in Proc. 19th IEEE Asian Test Symp. (ATS), Dec. 2010, pp. 355–360.
  • S. Wang and S. K. Gupta, "LT-RTPG: A new test-per-scan BIST TPG for low switching activity," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 8, pp. 1565–1574, Aug. 2006.
  • S. Wang and S. K. Gupta, "DS-LFSR: A BIST TPG for low switching activity," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.,vol. 21, no. 7, pp. 842–851, Jul. 2002.
  • Michał Filipek, Grzegorz Mrugalski, Senior Member, IEEE, Nilanjan Mukherjee, Senior Member, IEEE, Benoit Nadeau-Dostie, Senior Member, IEEE, Janusz Rajski, Fellow, IEEE, Je˛drzej Solecki, and Jerzy Tyszer, Fellow, IEEE "Low Power Programmable PRPG with Test compression capabilities".
  • J. Rajski, J. Tyszer, G. Mrugalski, and B. Nadeau-Dostie, "Test generator with preselected toggling for low power built-in self-test," in Proc. IEEE 30th VLSI Test Symp. (VTS), Apr. 2012, pp. 1–6.
  • Janusz Rajski , Jerzy Tyszer, " Design of phase shifter for BIST Applications".
  • X. Zhang and K. Roy, "Power reduction in test-per-scan BIST," in Proc.6th IEEE Int. On-Line Test. Workshop (OLTW), Jul. 2000, pp. 133–138.
  • C. Zoellin, H. Wunderlich, N. Maeding, and J. Leenstra, "BIST power reduction using scan-chain disable in the cell processor," in Proc. Int.Test Conf. (ITC), Oct. 2006, pp. 1–8, paper 32.3.
  • P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, "A test vector inhibiting technique for low energy BIST design."

Subjects

ISSN: 2277-3878 (Online)
https://portal.issn.org/resource/ISSN/2277-3878
Retrieval Number: 100.1/ijrte.F5500039621
https://www.ijrte.org/portfolio-item/F5500039621/
Journal Website: www.ijrte.org
https://www.ijrte.org/
Publisher: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP)
https://www.blueeyesintelligence.org/