Published February 28, 2000 | Version v1

The Price of Routing in FPGAs

Authors/Creators

  • 1. Projet Arénaire, LIP-CNRS-INRIA, École Normale Superieure de Lyon, France

Description

Studying the architectural evolution of mainstream field programmable gate arrays (FPGAs) leads to the following remark: in these circuits, the proportion of silicon devoted to reconfigurable routing is increasing, reducing the proportion of silicon available for computation resources. A quantitative analysis shows that this trend, if pursued, will lead to a widening gap between FPGA performance and VLSI performance. Some prospective solutions to this problem are discussed.

Files

jucs_article_27655.pdf

Files (221.7 kB)

Name Size Download all
md5:6b2a383c6b881fad04ffe09b8463485c
221.7 kB Preview Download