Versat, a Runtime Partially Reconfigurable Coarse-Grain Reconfigurable Array using a Programmable Controller
Description
Integrating a Coarse-Grain Reconfigurable Array (CGRA) in a System-on-Chip (SoC) is often a challenging endeavor, especially because of software integration issues. In this paper we show that a runtime partially reconfigurable CGRA
with a most basic controller can be used as an accelerator by any embedded processor with minimal changes to the original software. The CGRA itself is easy to program and hides all its specificities like reconfiguration and data transfers from the host processor. Yet, it is capable of implementing rather complex kernels, which makes the integration job easier. We propose a CGRA architecture and a programing paradigm to support runtime partial reconfiguration. Experimental results are presented.
Files
bare_conf.pdf
Files
(293.4 kB)
| Name | Size | Download all |
|---|---|---|
|
md5:98d6da41365099cedccea12cbc945d38
|
293.4 kB | Preview Download |