Published February 22, 2013 | Version v1
Conference paper Open

Design of High Speed Hybrid Carry Select Adder

Authors/Creators

  • 1. Sachdeva Engineering Collaege for Girls
  • 2. Surya World University

Description

The paper describes the power and area efficient carry select adder (CSA). Firstly, CSA is one of the fastest adders used in many data-processing systems to perform fast arithmetic operations. Secondly, CSA is intermediate between small areas but longer delay Ripple Carry Adder (RCA) and a larger area with shorter delay carry look-ahead adder. Third, there is still scope to reduce area in CSA by introduction of some add-one scheme. In Modified Carry Select Adder (MCSA) design, single RCA and BEC are used instead of dual RCAs to reduce area and power consumption with small speed penalty. The reason for area reduction is that, the number of logic gates used to design a BEC is less than the number of logic gates used for a RCA design. Thus, importance of BEC logic comes from the large silicon area reduction when designing MCSA for large number of bits. MCSA architectures aredesigned for 8-bit, 16-bit, 32-bit and 64-bit respectively. The design has been synthesized at 90nm process technology targeting using Xilinx Spartan-3 device. Comparison results of modified CSA with conventional CSA show better results and improvements.

Files

Design_of_High_Speed_Hybrid_Carry_Select_Adder.pdf

Files (851.0 kB)

Name Size
md5:ea85c857cdda5aebbde6a934277db988
851.0 kB Preview Download

Additional details

Related works

Is supplement to
10.1109/IAdCC.2013.6514477 (DOI)

References

  • Kuldeep Rawat, Tarek Darwish and Magdy Bayoumi, "A low power and reduced area Carry Select Adder", 45th Midwest Symposium on Circuits and Systems, vol.1, pp. 467-470, March 2002.
  • Youngjoon Kim and Lee-Sup Kim, "64-bit carry-select adder with reduced area", Electronics Letters, vol.37, issue 10, pp.614-615, May 2001.
  • B.Ramkumar, Harish M Kittur and P.Mahesh Kannan, "ASIC implementation of Modified Faster Carry Save Adder", European Journal of Scientific Research, vol.42, pp.53-58, 2010.
  • Israel Koren, "Computer Arithmetic Algorithm", A.K.Peters, 2nd edn, 2002.
  • J. M. Rabaey, "Digital Integrated Circuits-A Design Perspective", New Jersey, Prentice-Hall, 2001.
  • M.Moris Mano, "Digital Design", Pearson Education, 3rd edition, 2002.
  • Yajuan He, Chip-Hong Chang and Jiangmin Gu, "An area efficient 64-bit square root Carry-Select Adder for low power applications", IEEE International Symposium on Circuits and Systems,vol.4, pp.4082-4085, May 2005.
  • Behnam Amelifard, Farzan Fallah and Massoud Pedram, "Closing the gap between Carry Select Adder and Ripple Carry Adder: A new class of low-power high-performance adders", Sixth International Symposium on Quality of Electronic Design, pp.148-152. April 2005.
  • Yuke Wang, C. Pai, and Xiaoyu Song, ''The design of hybrid Carry-Lookahead/ Carry-Select Adders'', IEEE transaction on Circuits and Systems II: Analog and Digital Processing, vol.49, pp.16-24, January 2002.
  • Youngjoon Kim and Lee-Sup Kim, "A low power carry select adder with reduced area", IEEE International Symposium on Circuits and Systems, vol.4, pp.218-221, May 2001.
  • T.-Y. Chang and M.-J. Hsiao,"Carry-Select Adder using single Ripple-Carry Adder", Electronics letters, vol.34, pp.2101-2103, October 1998.
  • D. J. Kinniment, "An evaluation of asynchronous addition", IEEE transaction on very large scale integration (VLSI) systems, vol.4, pp.137-140, March 1996.
  • Hiroyuki Morinaka, Hiroshi Makino, Yasunobu Nakase, Hiroaki Suzuki and Koichiro Mashiko, "A 64bit Carry Look-ahead CMOS Adder using Modified Carry Select",Proceeding of IEEE on Custom Integrated Circuits Conference, pp.585-588, May 1995.
  • June Wang, Zhongde Wang, G.A. Jullien and W.C. Miller, "Areatime analysis of Carry Lookahead Adders using enhanced multiple output domino logic", IEEE International Symposium on Circuits and systems, vol.4, pp.59-62, June 1994.
  • Akhilesh Tyagi, "A reduced-area scheme for Carry-Select Adders", IEEE transaction on Computers, vol. 42, pp.1163-1170, October 1993.
  • David Jeff Jackson and Sidney Joel Hannah, "Modelling and Comparison of Adder Designs with Verilog HDL", 25th Southeastern Symposium on System Theory, pp.406-410, March 1993.
  • Akhilesh Tyagi, "A Reduced Area Scheme for Carry-Select Adders", IEEE International Conference on Computer design, pp.255-258, Sept 1990.
  • Belle W.Y.Wei and Clark D.Thompson, "Area-Time Optimal Adder Design", IEEE transactions on Computers, vol.39, pp. 666-675, May1990.
  • Richard P. Brent and H. T. Kung, "A Regular Layout for Parallel Adders", IEEE transactions on Computers, vol.c-31, pp.260-264, March 1982.
  • O. J. Bedrij, "Carry-Select Adder", IRE transactions on Electronics Computers, vol.EC-11, pp. 340-346, June1962.
  • Neil H.E.Weste and K.Eshraghian, "Principle Of CMOS VLSI designs: A system perspective", (Addison-Wesley, 1998), 2nd edn, 1998.
  • Nhon T.Quach and Michael J.Flynn, "High-speed addition in CMOS", IEEE transaction on Computers, Vol.41, pp.1612-1615, December 1992.
  • Huey Ling, "High-speed binary adder", IBM journal on Research and Development, vol.25, May 1981.
  • Sarabdeep Singh, Dilip Kumar, "Design of Area and Power Efficient Modified Carry Select Adder", International Journal of Computer Applications, Vol. 33, No. 3, pp.14-18, November 2011.