Published May 3, 2015 | Version v1
Conference paper Open

Performance Improvement of a Modified Carry Select Adder

Authors/Creators

  • 1. KIIT University

Description

This paper contains various performance improvement techniques of a modified architecture of carry select adder. The conventional Carry Select Adder is first designed and then modification is done to improve performance parameters such as delay reduction, power dissipation, power Delay Product. We simulated these designs along with a modified design in cadence VIRTUOSO environment in 180nm CMOS technology and compared their performance parameters are compared.

Files

Performance_Improvement_of_a_Modified_Carry_Select_Adder.pdf

Files (399.1 kB)

Name Size
md5:55f44ece00d6764c34e660c7da5e9896
399.1 kB Preview Download

Additional details

References

  • Jackson.D.J and Hannah S.J “Modelling and comparison of Adder design in Verilog HDL” IEEE Trans. on System theory, 1993 Proceeding SSST’93.
  • Jayanthi A.N & Ravichandran “Comparison of performance of High Speed VLSI adders” IEEE conference on current Trends in Engineering and Technology (ICCTET), 2013.
  • Maroju Saikumar & Dr.P.Samundiswary ,”Design and performance analysis of various Adders using Verilog” International journal of computer Science and Mobile Computing (IJSMC) Vol 2 issue 9 ‘2013.
  • Pallavi Saxena, Urvashi Purohit, Priyanka Joshi, “Analysis of Low Power, Area Efficient & High Speed Fast Adder” International Journal of Advanced research on Computer and Communication Engineering, 2013.
  • Edison A.J &C.S.Manikandababu, “An Efficient carry select Architecture for VLSI Hardware Implementation” International journal on management, IT and Engineering, May 2012.
  • Shivani Parmar & Kirat Pal Singh, “Design of High Speed Hybrid Cary Select Adder” 3rd IEEE International advance computing conference (IACC), 2013.
  • P.Chaitanya Kumari & R.nagendra, “Design of 32 bit Parallel prefix Adders” IOSR Journal of Electronics & Communication Engineering, June 2013.
  • E.J.Priyanka,S.Vanitha,P.C.Rupa, “Design of GDI based 4 bit multiplier using low power adder cells ” International journal of computer Applications,2013
  • Laxmi kumre, Ajay.s,Ganga agnihotri ,“Analysis of GDI technique for digital Circuit design”International journal of computer Applications,2013.
  • A.Mitra, A.Bakshi, B.Sharma, N.Didwania,”Design of a High Speed Adder” International journal of Scientific & Engineering Reasearch, 2015.