Low Power, Area- Efficient and High Speed Fast Adder for Processing Element
Description
In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry select adder (CSLA) is one of the fastest adders used in many data- processing processors. The structure of CSLA is such that there is further scope of reducing the area, delay and power consumption. Simple and efficient gate – level modification is used in order to reduce the area, delay and power of CSLA. Based on the modifications, 8-bit, 16-bit, 32-bit and 64-bit architectures of CSLA are designed and compared. In this paper, conventional CSLA is compared with Modified Carry select adder (MCSLA), Regular Square Root CSLA (SQRT CSLA), Modified SQRT CSLA and Proposed SQRT CSLA in terms of area, delay and power consumption. The result analysis shows that the proposed structure is better than the conventional CSLA.
Files
Low_Power_Area-_Efficient_and_High_Speed_Fast_Adder_for_Processing_Element.pdf
Additional details
References
- T.Kowsalya and Dr.S.Palaniswami (2014 )’A Clock Control Strategy Based clustering Method For Peak Power And Rms Current Reduction’ in Journal of Theoretical and Applied Information Technology Vol. 63 No.2 © 2005 - 2014 JATIT & LLSISSN: 1992-8645 www.jatit.org EISSN:1817-3195 459
- T.Kowsalya and Dr.S.Palaniswami(2012)’ Decoupled SRAM Cell with Bit Line Decoupled Current Mode Sense Amplifier’ Published in European journal of Scientific Research in volume 84 issue 2 Aug 2012
- Kuldeep Rawat, Tarek Darwish and Magdy Bayoumi, “A low power and reduced area Carry Select Adder”, 45th Midwest Symposium on Circuits and Systems, vol.1, pp. 467-470, March 2002.
- Y. Kim and L.-S. Kim, "64-bit carry-select adder with reduced area, " Electron. Lett. vol. 37, no. 10, pp. 614- 615, May 2001.
- J. M. Rabaey, Digtal Integrated Circuits-A Design Perspective.Upper Saddle River, NJ: Prentice-Hall,2001.
- Cadence, "Encounter user guide, " Version 6.2.4, March 2008.
- R. Priya and J. Senthil Kumar, “ Enhanced area efficient architecture for 128 bit Modified CSLA”, International Conference on Circuits, Power and Computing Technologies,2013.
- Shivani Parmar and Kirat pal Singh,”Design of high speed hybrid carry select adder”,IEEE ,2012.