Published September 18, 2013 | Version v1
Journal article Open

Analysis of Low Power, Area- Efficient and High Speed Fast Adder

Description

In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry select adder (CSLA) is one of the fastest adders used in many data- processing processors. The structure of CSLA is such that there is further scope of reducing the area, delay and power consumption. Simple and efficient gate – level modification is used in order to reduce the area, delay and power of CSLA. Based on the modifications, 8-bit, 16-bit, 32-bit and 64-bit architectures of CSLA are designed and compared. In this paper, conventional CSLA is compared with Modified Carry select adder (MCSLA), Regular Square Root CSLA (SQRT CSLA), Modified SQRT CSLA and Proposed SQRT CSLA in terms of area, delay and power consumption. The result analysis shows that the proposed structure is better than the conventional CSLA.

Files

Analysis_of_Low_Power_Area-_Efficient_and_High_Speed_Fast_Adder.pdf

Files (387.3 kB)

Additional details

References

  • [1] Kuldeep Rawat, Tarek Darwish and Magdy Bayoumi, “A low power and reduced area Carry Select Adder”, 45th Midwest Symposium on Circuits and Systems, vol.1, pp. 467-470, March 2002.
  • [2] Y. Kim and L.-S. Kim, "64-bit carry-select adder with reduced area, " Electron. Lett. vol. 37, no. 10, pp. 614- 615, May 2001.
  • [3] J. M. Rabaey, Digtal Integrated Circuits-A Design Perspective.Upper Saddle River, NJ: Prentice-Hall,2001.
  • [4] Cadence, "Encounter user guide, " Version 6.2.4, March 2008.
  • [5] R. Priya and J. Senthil Kumar, “ Enhanced area efficient architecture for 128 bit Modified CSLA”, International Conference on Circuits, Power and Computing Technologies,2013.
  • [6] Shivani Parmar and Kirat pal Singh,”Design of high speed hybrid carry select adder”,IEEE ,2012.
  • [7] I-Chyn Wey, Cheng-Chen Ho, Yi-Sheng Lin, and Chien-Chang Peng,” An Area-Efficient Carry Select Adder Design by Sharing the Common Boolean Logic Term”, Proceedings of the International MultiConference of Engineers and Computer Scientist 2012 Vol II,IMCES 2012,HongKong,March 14-16 2012.
  • [8] B. Ramkumar and Harish M Kittur,” Low-Power and Area-Efficient Carry Select Adder”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VOL. 20, NO. 2, February 2012.
  • [8] Ms. S.Manjui, Mr. V. Sornagopae,” An Efficient SQRT Architecture of Carry Select Adder Design by Common Boolean Logic”,IEEE, 2013.
  • [9] Youngjoon Kim and Lee-Sup Kim, “64-bit carry-select adder with reduced area”, Electronics Letters, vol.37, issue 10, pp.614-615, May 2001.
  • [10] Yajuan He, Chip-Hong Chang and Jiangmin Gu, “An area efficient 64- bit square root Carry-Select Adder for low power applications”, IEEE International Symposium on Circuits and Systems,vol.4, pp.4082-4085, May 2005.
  • [11] Youngjoon Kim and Lee-Sup Kim, “A low power carry select adder with reduced area”, IEEE International Symposium on Circuits and Systems, vol.4, pp.218-221, May 2001.
  • [12] Hiroyuki Morinaka, Hiroshi Makino, Yasunobu Nakase, Hiroaki Suzuki and Koichiro Mashiko, “A 64bit Carry Look-ahead CMOS Adder using Modified Carry Select”,Proceeding of IEEE on Custom Integrated Circuits Conference, pp.585-588, May 1995.
  • [13] June Wang, Zhongde Wang, G.A. Jullien and W.C. Miller, “Areatime analysis of Carry Lookahead Adders using enhanced multiple output domino logic”, IEEE International Symposium on Circuits and systems, vol.4, pp.59-62, June 1994.
  • [14] Akhilesh Tyagi, “A reduced-area scheme for Carry-Select Adders”, IEEE transaction on Computers, vol. 42, pp.1163-1170, October 1993.
  • [15] David Jeff Jackson and Sidney Joel Hannah, “Modelling and Comparison of Adder Designs with Verilog HDL”, 25th Southeastern Symposium on System Theory, pp.406-410, March 1993.
  • [16] Akhilesh Tyagi, “A Reduced Area Scheme for Carry-Select Adders”, IEEE International Conference on Computer design, pp.255-258, Sept 1990.
  • [17] O. J. Bedrij, “Carry-Select Adder”, IRE transactions on Electronics Computers, vol.EC-11, pp. 340-346, June1962.
  • [18] Neil H.E.Weste and K.Eshraghian, “Principle Of CMOS VLSI designs: a system perspective”, (Addison-Wesley, 1998), 2nd edn, 1998.
  • [19] Richard P. Brent and H. T. Kung, “A Regular Layout for Parallel Adders”, IEEE transactions on Computers, vol.c-31, pp.260-264, March 1982.
  • [20] David Jeff Jackson and Sidney Joel Hannah, “Modelling and Comparison of Adder Designs with Verilog HDL”, 25th Southeastern Symposium on System Theory, pp.406-410, March 1993.