Published October 1, 2015
| Version v1
Conference paper
Open
A formal design methodology for synthesizing a clock signal with an arbitrary duty cycle of M/N
Authors/Creators
Description
n/a