Published June 1, 2014
| Version v1
Conference paper
Open
A 135–160 GHz balanced frequency doubler in 45 nm CMOS with 3.5 dBm peak power
Authors/Creators
Description
n/a