Published October 31, 2011
| Version v1
Journal article
Open
FPGA DESIGN FOR H.264/AVC ENCODER
Authors/Creators
- 1. University of Sfax, High Institute of Electronics and Communication, BP 868, 3018 Sfax, TUNISIA
- 2. LETI laboratory–ENIS, University of Sfax, BP W, 3038 Sfax, TUNISIA
Description
In this paper, we describe an FPGA H.264/AVC encoder architecture performing at real-time. To reduce the critical path length and to increase throughput, the encoder uses a parallel and pipeline architecture and all modules have been optimized with respect the area cost. Our design is described in VHDL and synthesized to Altera Stratix III FPGA. The throughput of the FPGA architecture reaches a processing rate higher than 177 million of pixels per second at 130 MHz, permitting its use in H.264/AVC standard directed to HDTV.