
Thin epitaxial silicon foils using porous-siliconbased lift-off for photovoltaic application


Ivan Gordon imec ASPIRE INVENT **ACHIEVE**

The cost of the silicon material constitutes 35% of the total Silicon PV module cost



http://www.itrpv.net/

By reducing the silicon wafer thickness, the cost of Silicon PV modules can be decreased substantially




- ---- Minimum wafer thickness
- ----- Maximum wafer thickness
- Limit of cell thickness in current module technology
- --- Limit of cell thickness in alternative module technology

http://www.itrpv.net/

ime

Imec's approach is based on epitaxial silicon foils



Outline


• Epitaxial foil development

• Solar cell development

\circ Conclusions

Epitaxial foil development

Porous silicon serves as template for epitaxy and as detachment layer




Electrochemical etching:

a **Low Porosity layer** (~30%) → needed for epitaxy

a **High Porosity layer** (~60%) → needed for detachment


Porous silicon serves as template for epitaxy and as detachment layer



As-etched

Continuous void acting as separation layer


Epifoil – 40 µm, n-type




High-porosity layer – 300 nm

Parent substrate – 725 µm


The foils can be detached from the parent substrate after epitaxial growth



Freestanding




High lifetimes have been obtained corresponding to bulk diffusion lengths of more than 25 times the layer thickness




Solar cell development


From epitaxial silicon foils to devices on glass



Targeted cell structure based on a-Si heterojunction and back contacts (SHJ-IBC)




An SHJ-IBC cell process compatible with presence of silicones was developed successfully on Fz wafers of regular thickness



The SHJ-IBC cell process was also demonstrated on ultra-thin silicon Fz wafers

In this experiment, the bonding was done by EVA instead of silicones




Starting thickness [um]	Jsc [m A /cm²]	Voc [mV]	FF [%]	Eta [%]
190	39.9	724	71.6	20.7
56	38.5	737	69.2	19.6


Cell area: 3.97cm² FZ wafers of various thickness

Slight decrease in efficiency for thin cells due to lower Jsc and FF

To test the quality of our epitaxial foils at device level we developed a simple freestanding cell process



Туре	Jsc [m A /cm²]	Voc [mV]	FF [%]	Eta [%]
Cz – 180 um	36.5	729	73.3	19.5
Foil – 40 um	34.0	662	68.0	15.3
Foil – 40 um	34.7	715	40.4	10.0



Cell area: 4 cm²

CONCLUSIONS

Conclusions

- Porous-silicon based lift-off in combination with epiaxial silicon deposition can produce ultrathin silicon foils
- The resulting foils show minority carrier diffusion lengths which are 25 times as high as the foil thickness
- An SHJ-IBC cell process for silicon bonded to glass using silicones was developed leading to efficiencies close to 22% on regular wafers and to efficiencies close to 20% on ultrathin wafers
- First cells with a simple cell structure were made from the epitaxial foils leading to efficiencies up to 15.3%

Acknowledgements

All people from IMEC's Silicon Photovoltaics group

The research leading to these results has received funding from the European Union's Seventh Programme for research, technological development and demonstration under grant agreement No. 641972 (CABRISS) and No. 609788 (Cheetah)

