

# Silicon heterojunction interdigitated back-contact solar cells bonded to glass with efficiency >21%

Menglei Xu <sup>a,b,\*</sup>, Twan Bearda <sup>b</sup>, Hariharsudan Sivaramakrishnan Radhakrishnan <sup>b</sup>, Shashi Kiran Jonnak <sup>b</sup>, Mahmudul Hasan <sup>b</sup>, Shuja Malik <sup>b</sup>, Miha Filipič <sup>b</sup>, Valérie Depauw <sup>b</sup>, Kris Van Nieuwenhuysen <sup>b</sup>, Yaser Abdulraheem <sup>c</sup>, Maarten Debucquoy <sup>b</sup>, Ivan Gordon <sup>b</sup>, Jozef Szlufcik <sup>b</sup>, Jef Poortmans <sup>a,b,d</sup>

<sup>a</sup> KU Leuven, Kasteelpark Arenberg, 10 B-3001 Heverlee, Belgium

<sup>b</sup> Imec, Kapeldreef 75, 3001 Heverlee, Belgium

<sup>c</sup> Kuwait University, P.O. Box 5969, 13060 Safat, Kuwait

<sup>d</sup> Hasselt University, Hasselt 3500, Belgium

## Abstract

Previously, IMEC proposed the  $i^2$ -module concept which allows to process silicon heterojunction interdigitated back-contact (SHJ-IBC) cells on thin (<50  $\mu\text{m}$ ) Si wafers at module level. This concept includes the bonding of the thin wafer early on to the module cover glass, which delivers mechanical support to the wafer and thus significantly improves the production yield. In this work, we test silicone and EVA bonding agents and prove them to be resistant to all rear side processes, including wet and plasma processes. Moreover, a lift-off process using a sacrificial  $\text{SiO}_x$  layer has been developed for emitter patterning to replace conventional lithography. The optimized process steps are demonstrated by the fabrication of SHJ-IBC cells on 6-inch 190  $\mu\text{m}$ -thick wafers. Efficiencies up to 22.6% have been achieved on reference freestanding wafers. Excellent  $V_{oc}$  of 734 mV and  $J_{sc}$  of 40.8  $\text{mA}/\text{cm}^2$  lead to an efficiency of 21.7% on silicone-bonded cells, where the high  $V_{oc}$  indicates the process compatibility of the bonding agent. The developments that enabled such achievements and the key factors that limit the device performance are discussed in this paper.

**Keywords:** silicon heterojunction, solar cells, superstrate processing, interdigitated back-contact, amorphous silicon, bonding

## 1. Introduction

According to the silicon wafer-based photovoltaic roadmap, Si raw material cost accounts for approximately 61% of the current solar cell price [1] and 30% to 40% of the total module cost [2]. Hence, to reduce the Si consumption, fabrication of solar cells on thin (<50  $\mu\text{m}$ ) monocrystalline Si wafers, with as little kerf-loss as possible, is being studied by several groups [3-6]. However, such thin wafers are much more mechanically fragile than standard ~180- $\mu\text{m}$ -thick wafers, which are widely used today on production lines [1]. To reduce wafer breakage and achieve high industrial production yield, proper industrial handling techniques of thin wafers are essential [7]. One possible approach is to mechanically support the thin wafer with rigid carriers during wafer transport and cell processing [8-

\*Corresponding author e-mail address: menglei.xu@imec.be, Tel: +32 16 28 83 94

12]. This is the case for the integrated interconnect-module ( $i^2$ -module) concept, proposed by IMEC [13]. The process starts with thick, highly p+ doped Czochralski wafers. A micron-thick porous Si layer is formed at the top of the wafer by electrochemical porosification. Then, monocrystalline Si foils are epitaxially grown on top of the porosified wafers [14-16]. After epitaxy, the cell processing starts by first processing the front sides of the foils while the foils remain attached to their parent substrates. Then the thin foils are detached and bonded to a module glass superstrate using an adhesive. The rear sides of the foils are now accessible and are processed to finalize the solar cells at the module level. In this way, the thin foils are mechanically supported during most of the processing steps and foil breakage can be significantly reduced, without extra bonding cost.

In the  $i^2$ -module concept, certain constraints are imposed to the cell process, particularly due to the bonding. For instance, the bonding agent used for gluing the foil to glass limits the temperature budget of the rear side process to typically 300°C [17]. This motivated us to select low-temperature (<250°C) amorphous silicon (a-Si:H) for rear side passivation and junction formation (e.g. back surface field (BSF), emitter). The potential of a-Si:H/c-Si heterojunction (SHJ) contacts was demonstrated at device level by Panasonic [18] and further substantiated recently by introducing the interdigitated back-contacted (IBC) architecture [19], [20]. Based on the SHJ-IBC technology, the world's record Si solar cell with an efficiency as high as 26.3% was recently reported by Kaneka [21].

In this study, we report the recent progress in the process development of SHJ-IBC solar cells bonded to glass. A lift-off method using a sacrificial SiO<sub>x</sub> layer was implemented for emitter patterning to replace the conventional lithography and etching used in the past [22], [23]. In the first part of this paper, these process developments and the resulting cell design and fabrication process are described. Functional cells were achieved on freestanding and bonded n-type float zone (FZ) wafers. Two different bonding adhesives, which are also applied as encapsulants in standard Si solar cell modules, silicone and ethylene vinyl acetate (EVA), were evaluated at cell level. In the second part, the results of these cells are discussed in detail. The factors limiting the cell performance and the main losses of the cells are identified.

## **2. Experimental details**

### **2.1 Solar cell design and fabrication process**

All cells, with an active area of 4 cm<sup>2</sup>, were processed on 190-μm thick n-type FZ wafers (6 inch, <100>, 3 Ω.cm). The wafers were first exposed to a H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub> (4:1) mixture for 10 min to remove organic contamination remaining on the surface, followed with rinsing in deionized water and a 2 minutes treatment in diluted HF:HCl:H<sub>2</sub>O (2:5:93). Spin drying was used to complete the cleaning sequence. A thermal oxide layer (~34 nm) was grown on both sides of the wafers at 975°C for 40 minutes. The front side was exposed to vapor HF to remove the oxide and then the wafers were textured in a 25% tetramethyl ammonium hydroxide (TMAH) based solution at 80°C for 20 min, which resulted

in approximately 10% reflectance @ 700nm. As shown in Fig. 1, a-Si:H and subsequent SiN<sub>x</sub> depositions were performed using radio frequency plasma-enhanced chemical vapor deposition (RF-PECVD) for the front passivation and antireflection coating, respectively. Then the wafers were split into two groups depending on the bonding agents. One group was manually bonded to the module glass using silicone encapsulant. We have reported previously that plasma-silicone interaction during a-Si:H deposition has a detrimental impact on passivation quality [24]. For this reason, an Ar plasma treatment was utilized to form a more densely crosslinked layer by local modification of the exposed silicone surface [24]. The other group was manually glued to glass using EVA. Diluted TMAH (1:12 in water, 5 min, 35°C) and HCl:H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>O solution (1:1:5, 10 min, 20°C) were used for the post-bonding cleaning. Finally, the wafers were dipped in HF:HCl:H<sub>2</sub>O (1:1:20, 1min, 20°C). Then, the i/n+ a-Si:H layer (~32 nm) and SiO<sub>x</sub>/a-Si:H stack (~630 nm/~26 nm) were deposited using RF-PECVD. This SiO<sub>x</sub> layer is a sacrificial mask for the subsequent lift-off process. Photolithography and wet etching were used to define the BSF area. The emitter area was passivated by i/p+ a-Si:H (~16 nm) and patterned by a self-aligned lift-off process, which was carried out in diluted HF:HCl:H<sub>2</sub>O (2:1:20). A stack of 120 nm-thick indium-doped tin-oxide (ITO) and 3 μm-thick Cu was deposited followed by lithography patterning to form the rear side metal contact. Thermal annealing at temperatures below 200°C was applied to the finished cells in order to improve the contact behavior. Identical cells were also fabricated on freestanding wafers without bonding to glass to investigate the influence of the presence of bonding agents and glass on the cell performance.

Analysis methods include photoluminescence (PL) imaging, quasi steady state photo-conductance (QSSPC), dark and light I-V, spectral response, and Suns- $V_{oc}$  measurements. The I-V characteristics of all cells were measured at different incident light intensities ranging from dark to 1 sun and with a mask implicating a designated illumination area of 3.97 cm<sup>2</sup>. The series resistance  $R_s$  was determined from the Bowden method [25]. The shunt resistance  $R_{shunt}$  and saturation current density  $J_{02}$  were determined from a linear fit of the dark I-V curve. The reflectance and external quantum efficiency (EQE) were measured on some of the best cells from each split. The pseudo fill factor (pFF), saturation current density  $J_{01}$ , and lifetime of finished cells were extracted from Suns- $V_{oc}$  measurements.

## 2.2 Rear side patterning approach

The back contact scheme results in additional fabrication complexity mainly due to the presence of interdigitated n- and p-type a-Si:H strips. Although photolithography is widely used for patterning on laboratory scale, it is a costly technique and thus not useable for large-scale production. In addition, the photoresist can introduce contamination during emitter patterning, which may affect both carrier transport and passivation quality at the a-Si:H/c-Si heterointerface [27]. This is particularly true for our bonded cells, as it is difficult to completely remove the photoresist on the bonding agent (e.g. silicone) during resist strip. Possible resist residues may lead to emitter passivation issues during the subsequent i/p+ a-Si:H deposition. To minimize this detrimental impact, a thick SiO<sub>x</sub> layer (~630 nm) was

deposited on i/n+ a-Si:H prior to BSF lithography. Such a layer can cap the exposed bonding agent and may reduce the interaction between resist and bonding agent. After BSF patterning, the emitter patterning was performed by a lift-off process using this sacrificial SiO<sub>x</sub> layer, which also allowed to avoid one step of photolithography and alignment.

It is widely acknowledged that a sufficiently thick a-Si:H layer is needed to prevent passivation degradation during ITO sputtering [28], [29]. As such, the lift-off has to be a rapid process since the doped a-Si:H layer can be etched in diluted HF:HCl:H<sub>2</sub>O (2:1:20), which is the etchant used for the lift-off process. In our case, the etching rates were measured to be approximately 3.1 nm/hour and 1.8 nm/hour for blanket n+ and p+ a-Si:H layers, respectively. Therefore, a quite thick SiO<sub>x</sub> sacrificial mask (~630 nm) with a large number of pinholes was used (see Fig. 3a). With the aid of these pinholes, HF based etchants can easily penetrate through the SiO<sub>x</sub> layer in spite of the presence of a i/p+ a-Si:H layer on top (see Fig. 3b). In this way, the etching of SiO<sub>x</sub> can be realized not only from the sidewalls but also through the pinholes (Fig. 3c), significantly reducing the lift-off duration.

### 3. Results and discussion

#### 3.1 J<sub>sc</sub>

Table I shows the best cell parameters from each split, including the cells on freestanding wafers, silicone-bonded and EVA-bonded wafers. For the cells before anneal, a reduction of  $\Delta J_{sc} = 1.1 \text{ mA/cm}^2$  is observed on silicone bonded wafers with respect to freestanding wafers. This is one of the main factors that limits the cell efficiency on silicone bonded wafers. Fig. 4 compares the EQE spectra for the freestanding cells with the bonded cells. The EQE of freestanding cells, which is overall higher than that of the bonded cells in a wide wavelength range from 400 to 1200 nm, is 7% higher in the range between 500 to 1100 nm as there is no reflectance due to glass at the front side. In the short wavelength range (280 – 400 nm), the EQE of silicone bonded cells is lower due to the increased reflectance and also the absorption losses in glass and silicone [30]. Nevertheless, a high J<sub>sc</sub> of 41.2 mA/cm<sup>2</sup> has been achieved on silicone bonded cells.

For the cells on EVA bonded wafers, the best J<sub>sc</sub> is 40.7 mA/cm<sup>2</sup>, which is 0.5 mA/cm<sup>2</sup> lower than that of silicone bonded cells. As shown in Fig. 4, this difference is due to the pronounced light absorption loss at short wavelength (280 – 400 nm) caused by the UV blocker contained in EVA in spite of the slightly higher EQE in the wavelength range of 1000 to 1200 nm.

A reduction of J<sub>sc</sub> is observed after thermal anneal in air at temperatures below 200°C, regardless of the bonding agents. Fig. 5 shows the EQE spectra and reflection of the silicone bonded cells before and after anneal, respectively. We notice that there is a decrease of EQE at long wavelengths (1000 – 1200 nm) after anneal. Such loss is not related to the reflectance, but probably due to the parasitic absorption in the rear side ITO layer. This result confirms the earlier findings [22], where the increased absorbance

of c-Si(n)/a-Si:H/ITO at infrared range was found to be induced by the activation of free carriers during annealing [31].

### 3.2 $V_{oc}$

Excellent surface passivation of the Si wafer is required to achieve high  $V_{oc}$ . For the bonded wafers, the passivation at the rear side of the wafers is critical because all the wet/dry process steps should be performed in presence of the bonding agent. According to the literature, dramatic passivation degradation of a-Si:H on bonded wafers was observed if no special care was taken [32]. We also reported that the silicone adhesive PV-6100 (Dow Corning) has detrimental impact on passivation quality because of the issue of surface contamination due to its interaction with wet chemicals and plasma [22-24]. Therefore, an alternative silicone and EVA encapsulants were used in this work because these bonding agents were found to be more resistant to different chemicals used in solar cell wet processing as well as to the plasma processes. In addition, an optimized cleaning sequence was applied to bonded wafers prior to deposition of a-Si:H for BSF passivation [22]. As shown in Fig. 6 (a), uniform passivation with effective minority carrier lifetime of 10 ms was achieved on a silicone bonded wafer after i/n+ a-Si:H (BSF) deposition as a result of the process adaptations mentioned above. The subsequently-deposited  $SiO_x$  hard mask (~630 nm) also capped the exposed bonding agents during BSF lithography, wet etching, and i/p+ a-Si:H deposition steps, which further reduced the interaction of chemicals/plasma and bonding agents. The lift-off process was implemented for emitter patterning to replace the previously used lithography [23], [33]. For this, the rear side of the bonded wafer was passivated first with i/n+ a-Si:H and patterned using a milder etchant of dilute TMAH. In this way, the rough and porous wafer surface induced by wet etching of i/p+ a-Si:H using BHF/ $HNO_3$ / $H_2O$  solutions is prevented [23]. Consequently, the passivation quality after emitter i/p+ a-Si:H deposition has been significantly improved (see Fig. 6 (b)) compared to previously reported results [23]. An implied  $V_{oc}$  ( $iV_{oc}$ ) was calculated from the excess carrier density generated at 1 sun illumination in open-circuit condition and estimated to be 745 mV using the following equations:

$$iV_{oc} = \frac{kT}{q} \ln \left( \frac{\Delta n(\Delta n + N_D)}{n_i^2} \right) \quad (1)$$

where  $k$  is the Boltzmann constant,  $T$  is the temperature,  $q$  is the elementary electric charge,  $\Delta n$  is the excess carrier concentration,  $n_i$  is the intrinsic carrier concentration and  $N_D$  is the doping concentration of the wafer.

The best  $V_{oc}$  values of 734 mV and 724 mV obtained for the cells on silicone and EVA bonded wafers after anneal are similar to the  $V_{oc}$  of 730 mV obtained after anneal on reference freestanding cells. This suggests that the influence of bonding agents on the surface passivation has been minimized. However, such  $V_{oc}$  is still lower than the calculated  $iV_{oc}$  of 745 mV, which indicates passivation degradation during

the metallization steps (i.e. ITO sputtering, Cu deposition). It is also worth to notice that the  $V_{oc}$  values of freestanding cells were reduced after anneal while the  $V_{oc}$  values of bonded cells were increased. In order to explain this difference, the evolution of the effective minority carrier lifetimes of device wafers are shown in Fig. 7. The overall lower lifetimes of finished freestanding and bonded cells with respect to those of wafers after lift-off confirm the losses in passivation during metallization steps. For the bonded cells, the effective lifetime at low injection level slightly decreases whereas the effective lifetime at high injection level ( $\Delta n > 5 \times 10^{15} \text{ cm}^{-3}$ ) increases after anneal. However, for the freestanding cells, the lifetime reduces more dramatically at low injection level. Contrary to the improved lifetime of bonded cells after anneal, no apparent improvement of lifetime at high injection level is observed. Such findings may explain the different anneal behaviors since  $V_{oc}$  is mainly affected by Auger recombination at high injection level.

### 3.3 Fill factor

The efficiencies of all cells are mainly limited by moderate FF values ( $\leq 70.4\%$ ). Thermal anneals yield a significant improvement of FF regardless of bonding agent. A breakdown analysis was done to investigate the FF loss mechanisms [34], [35]. The difference between measured FF and ideal FF ( $FF_0$ ) indicates the FF loss of a solar cell related to series resistance  $R_s$ , shunt resistance  $R_{shunt}$ , as well as recombination currents  $J_{02}$ .  $FF_0$  is calculated according to [36] as:

$$FF_0 = \frac{v_{oc} - \ln(v_{oc} + 0.72)}{v_{oc} + 1}, \text{ where } v_{oc} = \frac{V_{oc}}{kT} \quad (2)$$

where  $k$  is the Boltzmann constant and  $T$  is the temperature. The absolute FF losses arising from  $R_s$  ( $\Delta FF_{R_s}$ ) and  $R_{shunt}$  ( $\Delta FF_{R_{shunt}}$ ) are estimated by Equation (3) and (4), respectively, as described below:

$$\Delta FF_{R_s} = \frac{J_{mpp}^2 R_s}{V_{oc} J_{sc}} \quad (3)$$

$$\Delta FF_{R_{shunt}} = \frac{(V_{mpp} + J_{mpp} R_s)^2}{R_{shunt} V_{oc} J_{sc}} \quad (4)$$

where current density  $J_{mpp}$  and voltage  $V_{mpp}$  at maximum power point are extracted from the light I-V measurements. Equation (5) specifies the FF loss resulting from recombination currents  $J_{02}$ .

$$\Delta FF_{J_{02}} = FF_0 - pFF - \Delta FF_{R_{shunt}} \quad (5)$$

where pFF is the series resistance-free fill factor taken from suns- $V_{oc}$  measurements. The absolute FF loss of a freestanding cell before and after anneal is calculated and illustrated in Fig. 8. The FF measured

from light I-V measurements is primarily affected by  $R_s$ . Thermal annealing leads to a drastic decrease of  $R_s$  from  $2.8 \Omega \cdot \text{cm}^2$  to  $1.6 \Omega \cdot \text{cm}^2$  and thus corresponding  $\Delta FF_{R_s}$  reduces from 13.5% to 7.9%.  $\Delta FF_{R_{shunt}}$  is approximate 0.6% and remains identical after anneal. As we discussed previously, an anneal also results in surface passivation degradation (see Fig.7 left). So the FF loss due to recombination currents  $J_{02}$  slightly increases from 0.4% to 1.8%. Hence, the combination of these factors leads to the improvement of FF after thermal anneal. A similar improvement of FF mainly due to the decrease of  $R_s$  was also observed on bonded cells.

#### 4. Conclusion

An integration process for large scale module-level processing of SHJ-IBC cells is presented. Efficiencies of 22.6% and 21.7% were achieved on freestanding and silicone bonded wafers, respectively, which shows the high potential of the  $i^2$ -module concept. In terms of  $J_{sc}$ , the silicone encapsulant is found to be better than EVA due to much less parasitic light absorption losses at short wavelengths. The high  $V_{oc}$  values of 734 mV and 724 mV obtained on silicone and EVA bonded cells reveal that the impact of bonding agents on surface passivation is minimal. The current device efficiencies are mainly limited by low fill factor values. Investigation of the FF loss mechanisms indicates series resistance as the major limiting factor. Thermal anneals performed on the finished cells yield a significant improvement of the fill factor by reducing the series resistance.

#### Acknowledgement

The authors would like to thank the financial support of imec's industrial affiliation program for Si-PV. This work was also partially funded by Kuwait Foundation for the Advancement of Sciences under project code: P115-15EE-01. The research has received funding from the European Union's Seventh Programme for research, technological development and demonstration under grant agreements n° 609788 (Cheetah), and also funding from the European Union's Horizon 2020 research and innovation programme under the Marie Skłodowska-Curie grant agreement No 657270. The authors gratefully acknowledge Joachim John for the spectral response measurements and Yiming Yang for the SEM measurements.

#### References

- [1] SEMI PV Group, International Technology Roadmap for Photovoltaic, Seventh Edition, March, 2016.
- [2] A. Louwen, W. van Sark, R. Schropp, A. Faaij, A cost roadmap for silicon heterojunction solar cells, *Sol. Energy Mater. Sol. Cells* 147 (2016) 295-314.
- [3] J. Govaerts, C. Trompoukis, H. Radhakrishnan, L. Tous, S. Granata, E. Carnemolla, R. Martini, A. Marchegiani, M. Karim, I. Sharlandzhev, T. Bearda, V. Depauw, K. Van Nieuwenhuysen, I. Gordon, J. Szlufczik, J. Poortmans, *Solar Cells from Epitaxial Foils: An Epifoil Epiphany*, *Energy Procedia* 77 (2015) 871-880.
- [4] S. Kajari-Schröder, J. Käsewieder, J. Hensen, R. Brendel, *Lift-off of Free-standing Layers in the Kerfless Porous Silicon Process*, *Energy Procedia* 38 (2013) 919-925.
- [5] S. Schoenfelder, O. Breitenstein, S. Rissland, R. De Donno, J. Bagdahn, *Kerfless Wafering for Silicon Wafers by Using a Reusable Metal Layer*, *Energy Procedia* 38 (2013) 942-949.
- [6] L. Wang, A. Lochtefeld, J. Han, A. Gerger, M. Carroll, J. Ji, A. Lennon, H. Li, R. Opila, A. Barnett, *Development of a 16.8% Efficient 18- $\mu\text{m}$  Silicon Solar Cell on Steel*, *IEEE J. Photovolt.* 4 (6) (2014) 1397-1404.

- [7] T. Bearda, I. Gordon, H. Sivaramakrishnan Radhakrishnan, V. Depauw, K. Van Nieuwenhuysen, M. Xu, L. Tous, M. Filipič, S. Jonnak, A. Hajjifarassar, X. Liu, M. Debucquoy, Y. Abdulaheem, J. Szlufcik, J. Poortmans, Thin Epitaxial Silicon Foils Using Porous-Silicon-Based Lift-Off for Photovoltaic Application, *MRS Adv.* (2016) 1-12.
- [8] R. Brendel, J. Petermann, D. Zielke, H. Schulte-Huxel, M. Kessler, S. Gatz, S. Eidelloth, R. Bock, E. Garralaga Rojas, J. Schmidt, T. Dullweber, High-Efficiency Cells From Layer Transfer: A First Step Toward Thin-Film/Wafer Hybrid Silicon Technologies, *IEEE J. Photovolt.* 1 (2011) 9-15.
- [9] J. van Roosmalen, P. Bronsveld, A. Mewe, G. Janssen, M. Stodolny, E. Cobussen-Pool, I. Bennett, A. Weeber, B. Geerligs, Crystalline silicon interconnected strips (XIS): Introduction to a new, integrated device and module concept, in: *Proceedings of the IEEE 38<sup>th</sup> Photovoltaic Specialists. Conference (PVSC)*, Austin, TX, USA, 2012, pp. 001129-001134.
- [10] P. Kapur, M. M. Moslehi, A. Deshpande, V. Rana, J. Kramer, S. Seutter, H. Deshazer, S. Coutant, A. Calcaterra, S. Kommera, Y. Su, D. Grupp, S. Tamilmani, D. Dutton, T. Stalcup, M. Wingert, A manufacturable, non-plated, non-Ag metallization based 20.44% efficient, 243 cm<sup>2</sup> area, back contacted solar cell on 40  $\mu\text{m}$  thick mono-crystalline silicon, in: *Proceedings of the 28<sup>th</sup> EUPVSEC*, Paris, France, 2013, pp. 2228.
- [11] C.W. Chen, A. Updhyaya, R. Hao, V. Updhyaya, J. Keane, F. Zimbardi, M. Kadish, I. Pham, S. Ning, K. V. Ravi, T. S. Ravi, A. Rohatgi, High efficiency screen-printed 156 cm<sup>2</sup> solar cells on thin epitaxially grown silicon material, in: *Proceedings of the IEEE 39<sup>th</sup> Photovoltaic Specialists. Conference (PVSC)*, Tampa, FL, USA, 2013, pp. 2179-2182.
- [12] J. L. Cruz-Campa, M. Okandan, G. N. Nielson, P. J. Resnick, C. A. Sanchez, J. Nguyen, B. B. Yang, A. C. Kilgo, C. Ford, J. S. Nelson, V. Gupta, Ultra-thin single crystal silicon modules capable of 450 W/kg and bending radii <1 mm: Fabrication and characterization, in: *Proceedings of the IEEE 39<sup>th</sup> Photovoltaic Specialists. Conference (PVSC)*, Tampa, FL, USA, 2013, pp. 1218-1223.
- [13] J. Govaerts, J. Robbelein, C. Gong, B. Pawlak, M. Gonzalez, I. De Wolf, F. Bossuyt, S. Van Put, I. Gordon, J. Vanfleteren, G. Beaucarne, A. van der Heide, S. Dewallef, K. Baert, A novel concept for advanced modules with back-contact solar cells, in: *Proceedings of the 25<sup>th</sup> EUPVSEC*, Valencia, Spain, 2010, pp. 3850-3853.
- [14] H. Radhakrishnan, R. Martini, V. Depauw, K. Van Nieuwenhuysen, M. Debucquoy, J. Govaerts, I. Gordon, R. Mertens, J. Poortmans, Improving the Quality of Epitaxial Foils Produced Using a Porous Silicon-based Layer Transfer Process for High-Efficiency Thin-Film Crystalline Silicon Solar Cells, *IEEE J. Photovolt.* 4 (2014) 70-77.
- [15] K. Van Nieuwenhuysen, V. Depauw, R. Martini, J. Govaerts, M. Debucquoy, H. Radhakrishnan, I. Gordon, T. Bearda, K. Baert, J. Poortmans, High Quality Epitaxial Foils, Obtained by a Porous Silicon Based Layer Transfer Process, for Integration in Back Contacted Solar Cells, in: *Proceedings of the 27<sup>th</sup> EUPVSEC*, Frankfurt, Germany, September 2012, pp. 2471-2474.
- [16] H. Sivaramakrishnan Radhakrishnan, R. Martini, V. Depauw, K. Van Nieuwenhuysen, T. Bearda, I. Gordon, J. Szlufcik, J. Poortmans Kerfless layer-transfer of thin epitaxial silicon foils using novel multiple layer porous silicon stacks with near 100% detachment yield and large minority carrier diffusion lengths, *Sol. Energy Mater. Sol. Cells* 135 (2015) 113-123.
- [17] (May 2013) Dow CorningR\_ PV-6100 Cell Encapsulant Kit. [Online]. Available: <http://www.dowcorning.com/applications/search/products/details.aspx?prod=04086955&type=PROD&dstcry=USA>. [Accessed: 16-May-2013].
- [18] M. Taguchi, A. Yano, S. Tohoda, K. Matsuyama, Y. Nakamura, T. Nishiwaki, K. Fujita, E. Maruyama, 24.7% Record efficiency HIT solar cell on thin silicon wafer, *IEEE J. Photovolt.* 4 (1) (2014) 96-99.
- [19] P. J. Cousins, D. D. Smith, L. Hsin-Chiao, J. Manning, T. D. Dennis, A. Waldhauer, K. E. Wilson, G. Harley, W. P. Mulligan, Generation 3: Improved performance at lower cost, in: *Proceedings of the 35<sup>th</sup> IEEE Photovoltaic Specialists. Conference (PVSC)*, Honolulu, HI, USA, 2010, pp. 275-278.
- [20] K. Masuko, M. Shigematsu, T. Hashiguchi, D. Fujishima, M. Kai, N. Yoshimura, T. Yamaguchi, Y. Ichihashi, T. Mishima, N. Matsubara, T. Yamanishi, T. Takahama, M. Taguchi, E. Maruyama, S. Okamoto, Achievement of More Than 25% Conversion Efficiency With Crystalline Silicon Heterojunction Solar Cell, *IEEE J. Photovolt.* 4 (6) (2014) 1433-1435.
- [21] 2016. [Online]. Available: [http://www.kaneka.co.jp/kaneka-e/images/topics/1473811995/1473811995\\_101.pdf](http://www.kaneka.co.jp/kaneka-e/images/topics/1473811995/1473811995_101.pdf) [Accessed: 12- Oct-2016].
- [22] S. Granata, M. Aleman, T. Bearda, J. Govaerts, M. Brizzi, Y. Abdulaheem, I. Gordon, J. Poortmans, R. Mertens, Heterojunction Interdigitated Back-Contact Solar Cells Fabricated on Wafer Bonded to Glass, *IEEE J. Photovolt.* 4 (2014) 807-813.
- [23] T. Bearda, H. Radhakrishnan, S. Granata, K. Van Nieuwenhuysen, J. Govaerts, V. Depauw, C. Trompoukis, E. Donercark, I. Sharlandziev, M. Xu, P. Choulat, L. Tous, I. Gordon, J. Poortmans, J. Szlufcik, Process development for heterojunction IBC cells on thin silicon foils, in: *Proceedings of the 31<sup>st</sup> EUPVSEC*, Hamburg, Germany, 2015, pp. 365-368.
- [24] S. Granata, C. Boulord, J. Govaerts, T. Bearda, G. Beaucarne, D. Soogund, R. Pérez, F. Dross, Y. Abdulaheem, J. Poortmans, R. Mertens, Plasma-silicene interaction during a-Si:H deposition on solar cell wafers bonded to glass, *Sol. Energy Mater. Sol. Cells* 124 (2014) 48-54.
- [25] S. Bowden, A. Rohatgi, Rapid and accurate determination of series resistance and fill factor losses in industrial silicon solar cells, in: *Proceedings of the 17<sup>th</sup> EUPVSEC*, Munich, Germany, October 2001.
- [26] M. Xu, T. Bearda, H. Radhakrishnan, S. Jonnak, M. Filipič, V. Depauw, K. Van Nieuwenhuysen, Y. Abdulaheem, M. Debucquoy, I. Gordon, J. Szlufcik, J. Poortmans, Process development of silicon heterojunction interdigitated back-contacted (SHJ-IBC) solar cells bonded to glass, in: *Proceedings of the 32<sup>nd</sup> EUPVSEC*, Munich, Germany, June 2016, pp. 328-330.
- [27] S. Y. Herasimenka, C. J. Tracy, W. J. Dauksher, C. B. Honsberg, S. Bowden, A simplified process flow for silicon heterojunction interdigitated back contact solar cells: Using shadow masks and tunnel junctions, in: *Proceedings of the 40<sup>th</sup> IEEE Photovoltaic Specialists. Conference (PVSC)*, Denver, CO, USA, 2014, pp. 2486-2490.
- [28] B. Demareux, S. De Wolf, A. Descoedres, Z. Charles Holman, C. Ballif, Damage at hydrogenated amorphous/crystalline silicon interfaces by indium tin oxide overlayer sputtering, *Appl. Phys. Lett.* 101 (2012) 171604.
- [29] B. Meiners, D. Borchert, S. Hohage, S. Holinski, P. Schäfer, Degradation of hydrogenated amorphous silicon passivation films caused by sputtering deposition, *Phys. Status Solidi (A)*. 212 (8) (2015) 1817-1822.
- [30] M. A. Abbott, K. McIntosh, B. Sudbury, Optical loss analysis of PV modules, in: *Proceedings of the 32<sup>nd</sup> EUPVSEC*, Munich, Germany, June 2016.
- [31] F. Haug, R. Biron, G. Kratzer, F. Leresche, J. Besuchet, C. Ballif, M. Dissel, S. Kretschmer, W. Soppe, P. Lippens, K. Leitner, Improvement of the open circuit voltage by modifying the transparent indium-tin oxide front electrode in amorphous n-i-p solar cells, *Prog. Photovolt: Res. Appl.* 20 (6) (2011) 727-734.
- [32] J. Govaerts, S. Nicola Granata, T. Bearda, F. Dross, C. Boulord, G. Beaucarne, F. Korsos, K. Baert, I. Gordon, J. Poortmans, Development of a-Si:H/c-Si heterojunctions for the i<sup>2</sup>-module concept: Low-temperature passivation and emitter formation on wafers bonded to glass, *Sol. Energy Mater. Sol. Cells* 113 (2013) 52-60.
- [33] H. Radhakrishnan, T. Bearda, M. Xu, S. Jonnak, S. Malik, M. Hasan, V. Depauw, M. Filipič, K. Van Nieuwenhuysen, Y. Abdulaheem, M. Debucquoy, I. Gordon, J. Szlufcik, J. Poortmans, Module-level Cell Processing of Silicon Heterojunction Interdigitated Back-



Contacted (SHJ-IBC) Solar Cells with Efficiencies above 22%: Towards All-Dry Processing, in: Proceedings of the 43<sup>rd</sup> IEEE Photovoltaic Specialists Conference (PVSC), Portland, OR, USA, 2016.

- [34] A. Khanna, T. Mueller, R. Stangl, B. Hoex, P. Basu, A. Aberle, A Fill Factor Loss Analysis Method for Silicon Wafer Solar Cells, IEEE J. Photovolt. 3 (4) (2013) 1170-1177.
- [35] B. O'Sullivan, S. Jambaldinni, S. Singh, M. Kyuzo, M. Debucquoy, J. Szlufcik, Loss Analysis and Design Optimization of Large-Area High-Efficiency Back-Contacted Silicon Solar Cells, IEEE J. Photovolt. 6 (4) (2016) 810-816.
- [36] M. A. Green, Silicon Solar Cells Advanced Principles and Practice. Sydney, Australia: UNSW, 1995.





Fig.2. Schematic of the bonded SHJ-IBC solar cell architecture (not drawn to scale).

Fig. 1. Integration process flow of SHJ-IBC cells on bonded wafers used in this work [26]. All the rear side process steps (in blue text) are performed in presence of bonding agent.




Fig. 3. a) Top-view and b) cross-section SEM micrographs of the sample a-Si:H/SiO<sub>x</sub>/c-Si after 2-min treatment in HF:HCl:H<sub>2</sub>O (1:1:20). Penetration of the HF based etchant through pinholes is possible in spite of the a-Si:H layer on top of SiO<sub>x</sub>. Fig.3. c) illustrates the scheme of the device after emitter i/p+ a-Si:H passivation, which is followed by lift-off process.

TABLE I  
PARAMETERS OF BEST CELLS ON FREESTANDING AND BONDED WAFERS

Bonding	ANNEAL	$J_{sc}$ (mA/cm <sup>2</sup> )	$V_{oc}$ (mV)	$FF$ (%)	$\eta$ (%)
freestanding	before	42.3	735	69.7	21.5
	after	41.8	730	74.8	22.6
silicone	before	41.2	727	70.4	21.0
	after	40.8	734	73.1	21.7
EVA	before	40.7	718	68.6	20.0
	after	39.9	724	71.6	20.7




Fig. 4. Comparison of EQE spectra (lines and closed symbols) and reflection (dots and open symbols) of cells on a freestanding wafer and on bonded wafers.




Fig. 5. EQE spectra (lines and closed symbols) and reflection (dots and open symbols) of a cell on a silicone bonded wafer before and after anneal.




Fig. 6. Uncalibrated PL images of silicone bonded device wafers. The measurements are taken after (a) *i/n+* a-Si:H (BSF) passivation; (b) *i/p+* a-Si:H (emitter) passivation.




Fig 7 Measured injection dependent effective minority carrier lifetimes using QSSPC for the silicone bonded wafer (left) and freestanding wafer (right) after lift-off (all intrinsic and doped a-Si:H layers are present). The lifetimes of the finished device before and after anneal were extracted from Suns- $V_{oc}$  measurements.




Fig. 8. Calculated absolute FF loss of a freestanding cell before and after anneal. The loss mechanisms via series resistance, shunt resistance, and  $J_{02}$  recombination are included.