

# Non-Volatile Resistive Switching in PtSe<sub>2</sub>-Based Crosspoint Memristors

Dennis Braun<sup>1</sup>, Sebastian Lukas<sup>1</sup>, Lukas Völkel<sup>1</sup>, Oliver Hartwig<sup>2</sup>, Maximilian Precht<sup>2</sup>, Melkamu Belete<sup>1</sup>, Satender Kataria<sup>1</sup>, Thorsten Wahlbrink<sup>3</sup>, Alwin Daus<sup>1</sup>, Georg S. Duesberg<sup>2</sup>, and Max C. Lemme<sup>1,3</sup>

<sup>1</sup>Chair of Electronic Devices, RWTH Aachen University, Otto-Blumenthal-Str. 2, 52074 Aachen, Germany

<sup>2</sup>Institute of Physics, Faculty of Electrical Engineering and Information Technology (EIT 2) and Center for Integrated Sensor Systems, University of the Bundeswehr Munich, 85577 Neubiberg, Germany

<sup>3</sup>AMO GmbH, Advanced Microelectronic Center Aachen, Otto-Blumenthal-Str. 25, 52074 Aachen, Germany

Email: [max.lemme@rwth-aachen.de](mailto:max.lemme@rwth-aachen.de) / Phone: (+49) 241 802 0281

**Introduction:** Two-dimensional (2D) materials such as transition metal dichalcogenides (TMDCs) have gained attention for neuromorphic computing applications due to their resistive switching (RS) behavior [1, 2]. Among TMDCs, platinum diselenide (PtSe<sub>2</sub>) stands out because it can be grown at complementary metal-oxide-semiconductor (CMOS) back-end-of-line (BEOL) compatible temperatures [3, 4] and it has shown excellent long-term stability [5]. However, its potential for RS remains largely unexplored with only preliminary proof-of-concept characteristics presented in a multilayer PtSe<sub>2</sub> device with Au electrodes [6]. Here, we present the first detailed study on forming free RS in PtSe<sub>2</sub>-based crosspoint (CP) memristors using CMOS-compatible electrodes. We find remarkably low switching fields (0.08 V/nm) likely related to our choice of electrode materials and excellent retention for at least several days.


**Fabrication:** CP memristors with ~32 μm<sup>2</sup> area have been fabricated by sandwiching multilayer PtSe<sub>2</sub> between Pd and Ni electrodes. A device schematic and an optical micrograph are depicted in **Fig. 1a-b**. The Pd back electrode (BE) was embedded into a SiO<sub>2</sub>/Si substrate via subsequent reactive-ion etching (RIE), electron-beam evaporation of 10 nm Ti and 50 nm Pd and lift-off, leading to an electrode height of 23.5 nm from the substrate surface as confirmed by atomic force microscopy (AFM) (**Fig. 1c**). Nanocrystalline, 12.5 nm thick PtSe<sub>2</sub> was grown via thermally assisted conversion (TAC) [4] of a 4.1 nm Pt film on SiO<sub>2</sub>/Si substrates and analyzed by AFM (**Fig. 1d**). **Fig. 1e** shows the characteristic Raman peaks of the as-grown material (August 2020) and after transfer and etching (April 2021). The identical peak positions indicate no significant quality change in PtSe<sub>2</sub> after long-time exposure to air (~9 months) and processing. PtSe<sub>2</sub> was transferred onto the BE substrate by using a KOH-based wet transfer technique. It was then successfully patterned by RIE as confirmed by the Raman maps of the characteristic peaks (**Fig. 1f-i**). Finally, the top electrode was defined by DC-sputtering of 55 nm Ni and lift-off.

**Results:** We performed current-voltage (I-V) sweeps on four devices with a total of 45 bipolar switching cycles (**Fig. 2a**). The SET transition from the high resistive state (HRS) to the low resistive state (LRS) occurred at voltages between -1.1 V and -1.5 V. The RESET transition (LRS to HRS) was observed for voltages between 1.1 V and 1.7 V. Despite a noticeable device-to-device and cycle-to-cycle variability, we found a stable switching window of at least 139 kΩ (R<sub>HRS</sub>/R<sub>LRS</sub> = 9) as shown in the box plots of the resistances (**Fig. 2b**). Excellent retention characteristics confirm the non-volatility of the RS for at least 3 days and 22 hours (**Fig. 2c**). After the respective DC SET/RESET sweeps, the current was read at V<sub>read</sub> = 100 mV for 14 hours continuously followed by an additional 10 min measurement after waiting for 3 days and 7 hours, while the device was kept in ambient. Pulsed voltage stress (PVS) is the realistic mode of operation for RS devices [7]. **Fig. 2d** shows the transients of a voltage pulse (width 5 ms, rise and fall times 0.5 ms) that was applied to a device to obtain the corresponding I-V curves shown in **Fig. 2e**. A device from a second fabrication run showed particularly low switching voltages (|V| ≤ 1 V). Seven initial I-V curves of that device are depicted in **Fig. 2f**. Comparing the switching fields (V/thickness), we find that our PtSe<sub>2</sub> requires lower electric fields (0.116 V/nm average run 1, 0.08 V/nm best run 2) compared to other forming-free 2D materials or previous PtSe<sub>2</sub> with Au electrodes while maintaining its non-volatility (**Table 1**). The low switching field indicates the potential for reduced switching voltage and power consumption and could be related to the diffusivity of Ni in PtSe<sub>2</sub> subject to future investigations. Benchmarking of our PtSe<sub>2</sub> RS devices vs. other 2D materials highlights also the lower, BEOL-friendly growth temperature and use of CMOS compatible materials in the device stack (**Table 1**).


**Conclusion:** We presented the first detailed study on PtSe<sub>2</sub> RS showing excellent retention, consistent switching windows, long-term material stability under ambient conditions, and comparatively low switching fields. This, in combination with the materials CMOS BEOL compatibility, shows the great potential of PtSe<sub>2</sub> for RS devices.

**Acknowledgments:** German BMBF: NEUROTEC 2 (16ME0399), NeuroSys (03ZU1106) and NobleNEMS (16ES1121); European Union's Horizon 2020 research and innovation program project QUEFORMAL (829035).

**References:** [1] R. Ge et al., *Nano Letters*, 18, 434 (2018). [2] C. Liu et al., *Nanotechnol.*, 15, 545 (2020). [3] S. Lukas et al., *Adv. Funct. Mater.*, 31, 2102929 (2021). [4] C. Yim et al., *ACS Nano*, 10, 9550 (2016). [5] Y. Zhao et al., *Adv. Mater.*, 29, 1604230 (2017). [6] R. Ge et al., *Adv. Mater.*, 33, 2007792 (2021). [7] M. Lanza et al., *Adv. Electron. Mater.*, 5, 1800143 (2019). [8] C. Pan et al., *Adv. Funct. Mater.*, 27, 1604811 (2017).



**Fig. 1:** (a) Schematic of a PtSe<sub>2</sub> crosspoint (CP) memristor. (b) Optical micrograph of a CP. (c) AFM electrode height profile of the embedded back electrode (BE) that shows that 23.5 nm of the total 60 nm protrude from the substrate surface. (d) AFM scan of the as-grown PtSe<sub>2</sub>. The inset height profile shows a thickness of about 12.5 nm. (e) Raman spectra of PtSe<sub>2</sub>. The transferred spectrum was taken at the spot marked by the black cross in f). (f) Micrograph of etched PtSe<sub>2</sub> on top of BE and Raman scan peak intensities (brighter – higher) of the (g) E<sub>g</sub>, (h) A<sub>1g</sub>, and (i) Si peak.



**Fig. 2:** (a) Bipolar I-V curves of 4 devices (A-D) with a total of 45 switching cycles. The numbers 1-4 show the sequence of the voltage sweeps (1: 0 V to SET, 2: SET to 0 V, 3: 0 V to RESET, 4: RESET to 0 V) (b) Boxplot of high (HRS) and low resistive states (LRS) from (a). (c) Stable state retention for at least 3 days and 22 hours. (d) Pulse waveform corresponding to (e). (e) Pulsed I-V curves. (f) I-V curves of a device from a second fabrication run.

Material	Growth T (°C)	Thickness (nm)	Switching field (V/nm)	Electrode Material	Ref.
PtSe <sub>2</sub>	<b>400 (TAC)</b>	12.5	0.116	<b>Pd/Ni</b>	This work average
PtSe <sub>2</sub>	<b>400 (TAC)</b>	12.5	<b>0.080</b>	<b>Pd/Ni</b>	<b>This work best</b>
PtSe <sub>2</sub>	<b>400 (TAC)</b>	3	0.233	Au	[6]
MoS <sub>2</sub>	500 (MOCVD)	2.1	0.333	Au	[1]
MoS <sub>2</sub>	500 (MOCVD)	2.8	0.357	Au	[1]
h-BN	1000 (CVD)	2	0.200	Ti/Cu	[8]
h-BN	1000 (CVD)	5.8	0.121	Ti/Cu	[8]

**Table 1:** Benchmarking of our PtSe<sub>2</sub> devices with forming-free multilayer 2D material memristors from literature.