

Design of an efficient binary phase-shift keying based IEEE 802.15.4 transceiver architecture and its performance analysis

Vivek Raj Kempanna¹, Dinesha Puttaraje Gowda²

¹Department of Electronics and Telecommunication Engineering, Dayananda Sagar College of Engineering, Bengaluru, India

²Department of Electronics and Communication Engineering, Dayananda Sagar College of Engineering, Bengaluru, India

Article Info

Article history:

Received Sep 21, 2021

Revised Jun 6, 2022

Accepted Jul 2, 2022

Keywords:

Binary phase-shift keying modulation

Digital transceiver

Field-programmable gate array

IEEE 802.15.4

Physical layer

ABSTRACT

The IEEE 802.15.4 physical layer (PHY) standard is one of the communication standards with wireless features by providing low-power and low-data rates in wireless personal area network (WPAN) applications. In this paper, an efficient IEEE 802.15.4 digital transceiver hardware architecture is designed using the binary phase-shift keying (BPSK) technique. The transceiver mainly has transmitter and receiver modules along with the error calculation unit. The BPSK modulation and demodulation are designed using a digital frequency synthesizer (DFS). The DFS is used to generate the in-phase (I) and quadrature-phase (Q) signals and also provides better system performance than the conventional voltage-controlled oscillator (VCO) and look up table (LUT) based memory methods. The differential encoding-decoding mechanism is incorporated to recover the bits effectively and to reduce the hardware complexity. The simulation results are illustrated and used to find the error bits. The design utilizes less chip area, works at 268.2 MHz, and consumes 108 mW of total power. The IEEE 802.15.4 transceiver provides a latency of 3.5 clock cycles and works with a throughput of 76.62 Mbps. The bit error rate (BER) of 2×10^{-5} is achieved by the proposed digital transceiver and is suitable for real-time applications. The work is compared with existing similar approaches with better improvement in performance parameters.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



Corresponding Author:

Vivek Raj Kempanna

Electronics and Telecommunication Engineering, Dayananda Sagar College of Engineering

Bengaluru, Karnataka, India-560078

Email: vivekgowda1990@gmail.com

1. INTRODUCTION

IEEE 802.15.4 physical layer (PHY) is a prominent wireless communication protocol used to provide connectivity between nearby devices in wireless personal area network (WPAN) applications such as healthcare, smart grid, industry automation, and control appliances [1]. PHY and medium access control (MAC) layers are used in the IEEE 802.15.4 standard for low cost, low-data-rate and low-power short range communication. In terms of power consumption, device size, and battery life, WPAN applications implementing 802.15.4 encounter numerous obstacles. The 802.15.4 standard uses two frequency bands for operation: 868/915 MHz and 2.4 GHz. These two bands allow for less data transmission between nodes in the WPAN. The 868/915 MHz frequency band PHY transceiver is suitable and enables a longer range within the time restriction and control link [2].

IEEE 802.15.4, ZigBee module, the International Society of Automation (ISA) 100 protocol, and WirelessHART are the key sources for WPAN applications that enable distinct intrinsic solutions with time and frequency variations. With a few technologies such as direct sequence spread spectrum (DSSS),

frequency division multiple access (FDMA), carrier sense multiple access (CSMA), and time-division multiple access (TDMA), IEEE 802.15.4 provides coexistence capabilities. These solutions regulate network access and give a reasonable data rate [3], [4].

Many IEEE 802.15.4 transmitters with 2.4 GHz are available in current research, including direct conversion, dual conversion, phase-locked loop (PLL) based direct modulation, half-sine shaping (HS) based offset quadrature phase-shift keying (OQPSK), and sub-harmonic and injection-locked (SHIL) based quadrature voltage-controlled oscillators (QVCO). The linear outputs of these transmitter are employed mostly in healthcare control and monitoring applications [5]. The multi-mode-based digital 802.15.4 transceiver using 868/915 MHz and 2.4 GHz frequency bands on a single chip for WPAN applications is described [6]. This module provides an option to choose the convenient baseband for the application requirements. The IEEE 802.15.4 based transceiver is designed using OQPSK with half-sine pulse shaping features to reduce the inter symbol interference (ISI) and provides better system performance [7]–[9]. The 2.4 GHz ZigBee receiver using OQPSK demodulator offers better performance with less resource utilization on a single chip than the conventional DSSS approaches [10].

An efficient BPSK-based IEEE 802.15.4 digital transceiver architecture is designed on field programmable gate arrays (FPGA) platform. The transceiver supports both the 868 MHz and 915 MHz frequency bands. The proposed design uses less chip area, consumes less power, and improves latency and throughput. The digital transceiver presented in the work has a lower bit error rate (BER) and complies with IEEE 802.15.4 PHY standards, making it suitable for usage in communication systems. The BPSK modulator and demodulator in the proposed work are designed using a digital frequency synthesizer (DFS) module for In-phase (I) and quadrature (Q) phase creation. For the IQ generation, most approaches use a voltage-controlled oscillator (VCO) or a look up table (LUT) based memory, which consumes more chip area and power, lowering overall system performance.

The manuscript is organized: section 1 provides the recent existing approaches towards IEEE 802.15.4 based system and its gaps. The proposed BPSK based IEEE 802.15.4 digital transceiver hardware architecture is elaborated in detail in section 2. The results and discussion of the digital transceiver are analyzed in section 3 with a performance comparison. The overall work is concluded in section 4 with future scope.

This section discusses the existing IEEE 802.15.4 transceiver modules for different applications on hardware and software platforms. The numerous physical layers (PHYs) of IEEE 802.15.4 transceiver hardware architectures for software-defined radio (SDR) applications are presented by Missouri and Risset [11]. The transceiver is designed to work on three separate frequency bands using different modulation techniques. The construction of a transceiver for the 2400 MHz frequency band employing OQPSK modulation is elaborated. Further the chip regions of the three designs are explored in depth. Espinoza-Rhoton *et al.* [12] present the 802.11b and 802.15.4 receiver architectures for SDR applications on the FPGA platform. The combination of 802.11b and 802.15.4 receiver designs is thoroughly discussed. The chip area and frequency characteristics are realized on the Cyclone FPGA. The performance analysis was done by including processing gain (PG), signal to noise ratio (SNR), and BER. For the 4 dB SNR ratio, the system achieves a BER of 10^{-5} . The wireless electrocardiogram (ECG) acquisition SoC module for Zigbee applications is described by Wang *et al.* [13]. The study examines the detection of human body ECG using a 0.18 m complementary metal–oxide–semiconductor (CMOS) standard.

On both ASIC and FPGA platforms, Olonbayer *et al.* [14] introduce the IEEE 801.15.4a based Infrared-ultra-wideband (IR-UWB) baseband transceiver module. On the ASIC platform, the transceiver operates at 27.24 Mbps while consuming 74 mW of power at 2.85 V supply voltage. The IEEE 802.15.4g compatible multi-regional frequency shift keying (MR-FSK) based transceiver module for smart metering utility network (SUN) applications on ASIC platform is discussed by Oliveira *et al.* [15]. On a 65 nm CMOS process, the design utilizes 22,309 cells and consumes 0.197 mW of power. Supare *et al.* [16] present the M-ary quadrature amplitude modulation (MQAM) based Zigbee transceiver module on the FPGA platform. The transmitter and receiver use a 2.4 GHz frequency band for MQAM modulation operation. The Zigbee transceiver design utilizes 2526 LUT's on the Virtex-7 FPGA device and verifies the simulation results with theoretical calculations. Elmiligi *et al.* [17] discuss the binary phase shift keying (BPSK) modem for IEEE 802.15.4 Devices. The work discusses more on BPSK modulation and demodulation architectures. The demodulation module has a carrier recovery module with phase detection to identify the originally received signals. The work analyzes the chip area and timing utilization on AMIRIX (AP1000) development board. Zubair *et al.* [18] present the dual-mode IEEE 802.15.4 receiver architecture with reconfigurable features for diverse internet of things (IoT) applications. The work introduces hybrid (MSK and OQPSK) demodulation in the receiver to realize the SNR indication and complexity analysis. Deep and Elarabi [19] discuss the IEEE 802.15.4 hardware architecture for IoT applications. The simulation results are highlighted for IEEE 802.15.4 transmitter submodules. Gomes *et al.* [20], [21] discuss the low-power wireless personal area network (6LoWPAN) accelerator module for IoT devices on the FPGA platform. The work analyzes PAN accelerator,

which includes MAC layer filter, transmission control protocol/user-defined protocol (TCP/UDP) filter, denial of service (DoS) security, and data handling. The complete design is evaluated in a real-time environment with an application programming interface (API) setting. The work extended to use further for heterogeneous wireless sensor nodes (WSNs).

Alves-Tamagno *et al.* [22] present the IEEE 802.15.4g based multi-regional orthogonal frequency division multiplexing (MR-OFDM) with estimator and compensator. The design uses integer carrier frequency offset (ICFO) estimation and compensation mechanisms for IEEE 802.15.4g PHY standards. Liu *et al.* [23] present the MAC controller architecture for Wi-Fi and ZigBee-based hybrid network systems. The design uses both Wi-Fi and ZigBee data path units which are integrated with processor and control units. The MAC controller simulation results are highlighted along with resource utilization using Zynq FPGA. Charan *et al.* [24] present the Cache management technique for IEEE 802.15.4 based WSN's. The work analyzes the performance metrics like energy consumption, latency and byte hit ratio for different cache sizes. Kadhum and Haitham [25] present the IEEE 802.15.4 transceiver system using Simulink modeling. The design analyzes step-by-step simulation results for all the sub-modules. BER performance with additive white gaussian noise (AWGN) channel is investigated with and without direct sequence spread spectrum (DS-SS) techniques. Adappa *et al.* [26] present the slotted and unslotted carrier sense multiple access/collision avoidance (CSMA/CA) for Wi-Fi and ZigBee protocols. The design analyzes the simulation results along with performance realization on Artix-7 FPGA. Guruprasad and Chandrasekar [27] present the 802.15.4 transceiver module for WPANs applications on the FPGA platform. The synthesis results include area, frequency, and power consumption parameters are analyzed on Artix-7 FPGA. The comparative results of the transceiver are highlighted with existing work with chip area improvements. Beula and Rathika [28] discuss the ZigBee transceiver model for smart grid home area networks using MATLAB Simulink (HAN). This research examines the simulation findings as well as the BER calculation. On the system on chip (SoC) platform, Kim [29] offer a dual-mode Bluetooth low energy (BLE) 5.0 and IEEE 802.15.4 transceiver architecture. Using IEEE 802.15.4 mode, the authors achieved a BER of 10^{-3} on a 28-nm CMOS technology. The DS based code division multiple-access (CDMA) system offers better average channel capacity under Rayleigh fading environment [30]. The OFDM transceiver is integrating with both WLAN and optical technologies to improve the data rate up to 5 Gbps using advanced modulation method [31]. The human body digital transceiver is introduced for wireless Body area network (WBAN) applications using frequency selective digital transmission approach [32].

2. BPSK BASED IEEE 802.15.4 TRANSCEIVER DESIGN

The digital transceiver architecture is designed as per IEEE 802.15.4 physical layer standards using BPSK modulation and demodulation. The overview of the IEEE 802.15.4 digital transceiver module is represented in Figure 1. In the design AWGN channel is used between transmitter and receiver modules. The differential encoding-decoding, symbol to the chip (S2C) and chip to symbol (C2S) generation units, BPSK modulation, and demodulation units are incorporated in the transceiver module. The BER calculation module is designed to calculate the error rate using input and received data bits. The individual submodules of the IEEE 802.15.4 digital transceiver module are discussed in the following subsections.




Figure 1. Overview of the IEEE 802.15.4 transceiver module

2.1. IEEE 802.15.4 transmitter module

The IEEE 802.15.4 transmitter hardware architecture using BPSK is represented in Figure 2. The transmitter mainly contains differential encoding (DE), symbol to chip (S2C) generation unit, and BPSK

modulation using a DFS module. The MAC layer provides the data sequence continuously to the differential encoder via the first in-first out (FIFO) interface module. The differential encoder receives the data bits and is processed further for symbol encoding. The differential encoding is used to avoid the signal and symbols inversion from MAC in BPSK modulation. Consider the signal x_i bit for data transmission and s_{i-1} is transmitted symbol, then the Symbol to be transmitted for input signal x_i is represented in (1):

$$s_i = s_{i-1} \oplus x_i \tag{1}$$

where \oplus denotes modulo-2 or binary addition operation.




Figure 2. Hardware architecture of BPSK based IEEE 802.15.4 transmitter module

The symbol to chip generation unit received the encoded data in terms of symbols and mapped it into the 15-bit chip values with the same sample rate. The chip generation is in the form of a pseudo-random sequence, tabulated in Table 1. Suppose the input symbol is ‘0’, then (09AF)_H value else (7650)_H are mapped for chip generation. The generated 1-bit chip sequences are used in BPSK modulation as a select line.

Table 1. Symbol to chip generation values

| Input symbols | 15-bit Chip Outputs |
|---------------|---------------------|
| 0 | (09AF) _H |
| 1 | (7650) _H |

The BPSK is a two-phase modulation technique, where the binary messages like zeros and ones are represented using two different phases in carrier signal: If the binary value is ‘0’ then carrier signal $\theta=180^\circ$ is selected; otherwise, for binary ‘1’, then the carrier signal $\theta=0^\circ$ is selected. The BPSK modulation is designed using a DFS unit and multiplexor. The multiplexor provides the two forms of output values: in-phase (I) and quadrature-phase (Q) values. The 1-bit chip value acts as the select line to the multiplexor unit. Suppose it is ‘0’, the inverted DFS output else the DFS output value is selected. The I value receives DFS output directly, whereas, The Q value receives the inverted DFS output with a 1-clock cycle delay. These In-phase and quadrature-phase outputs values are added to produce the transmitter output (Tx_data). The transmitted bits are corrupted by AWGN to generate the noise signal.

The DFS generates a sinusoidal carrier wave for the BPSK modulation scheme. The DFS provides the accurate frequency, phase, and amplitude results based on the frequency control word (f_{cw}) values. The DFS mainly contains a phase accumulator with 1’s Complement unit, multiplexor tree, adder unit, and format converter. The phase accumulator provides a saw-tooth wave based on the frequency control word (f_{cw}) value. The 1’s complement unit provides the triangular wave using Phase accumulator MSB bits. The multiplexor tree with the adder unit generates the half-sine wave. The half-sine wave is converted to the full sine wave using a standard converter unit. The f_{clk} is the input clock frequency, and ‘n’ represents the adder length is set to generate the frequency of DFS output signal (f_o), and it is described in (2):

$$f_o = \frac{f_{clk}}{2^n} \times f_{cw} \tag{2}$$

2.2. IEEE 802.15.4 receiver module

The IEEE 802.15.4 receiver hardware architecture using BPSK is represented in Figure 3. The receiver contains BPSK demodulation using the DFS module, C2S generation unit, and differential decoding (DD) unit. The BPSK demodulated receives the corrupted noise signal data, which AWGN on the receiver side causes. The BPSK demodulator uses two D-FF units to synchronize the clock signal with receiver input.

The same DFS module is used to generate the sinusoidal carrier signal. The comparator is used to compare the receiver input (Rx_in) with delayed DFS output. If both the values are equal, then one else zero is considered as a BPSK demodulator output.




Figure 3. Hardware architecture of BPSK based IEEE 802.15.4 receiver module

The chip to symbol (C2S) generation unit received the 1-bit BPSK demodulated output in a sequence and converted it to symbol using the same 15-bit chip values. The differential decoding module receives the symbol data in a sequence and recovers the original data (y_i) using (3):

$$y_i = S_i \oplus S_{i-1} \quad (3)$$

The difference between received symbol data (S_i) and previous symbol data (S_{i-1}) depends only on the recovered original data (y_i). These recovered data are not influenced by any of the inversion from symbol data.

2.3. Bit error rate calculation module

The hardware architecture of the BER calculation module is represented in Figure 4. The signal-to-noise ratio (SNR) values are used to calculate the BER. The ratio of energy per bits by spectral noise density (E_b/N_o) is called SNR. The zero mean ($m=0$) and unity variance ($\delta^2=1$) generate the AWGN value. The square of the scaling factor (s) and its inverse is used to determine the new variance value ($\delta^2=1/s^2$). The SNR is calculated based on scaling factor: $s^2/4$.




Figure 4. Hardware architecture of BER calculation module

To generate the different SNR values using scaling factor value for the AWGN channel. The linear feedback shift register (LFSR) generates the random sequence of data for AWGN generation $a(t)$. The noise data $d(t)$ is generated by divide the AWGN data $a(t)$ with scaling factor (s). Perform the OR operation with transmitter output $m(t)$ with noise data $d(t)$ to generate the corrupted data $d'(t)$, and it is represented in (4):

$$d'(t) = \frac{a(t)}{s} | m(t) \quad (4)$$

The IEEE 802.15.4 receiver module receives the corrupted data $d'(t)$ as input, performs the receiver operation, and generates the receiver output $y(t)$. The error detection $e(t)$ is calculated by comparing the delayed input data $x(t)$ sequence with receiver data output $y(t)$. If $e(t)$ is one, then error data is present; otherwise, no error data appears on the transceiver system, and it is represented in (5):

$$e(t) = 1; \text{ if } x(t) \neq y(t) \text{ Else } 0 \quad (5)$$

3. RESULTS AND DISCUSSION

Using the Xilinx ISE environment, the IEEE 802.15.4 physical layer-based digital transceiver is designed and implemented on the Artix-7 FPGA. The Xilinx ISE simulator helps to determine the BER value by simulating the digital transceiver design. To examine performance indicators and resource utilization, the synthesis results are presented for the transceiver module. The performance of current equivalent IEEE 802.15.4 digital transceiver modules with better resource improvements is compared.

The simulation results of the IEEE 802.15.4 digital transceiver module are represented in Figure 5. The global clock (clk) is activated with low asynchronous reset (rst) to initiate the operation of digital transceiver. The 1-bit data input (din) is processed sequence, and transceiver obtains the receiver output (dout) with a latency of 3.5 clock cycles. The delayed input (delayed_in) is used to match the receiver output (dout); if both are equal, there is no error; otherwise, error data is present. The 16-bit error counter (error_cnt) is used to count the number of errors. Additionally, the main counter (total_din) is used to count the number of inputs transmitted to the transceiver module. In this work, the 150,000 bits are transmitted with a scaling factor of 4 and 6 dB of SNR to the digital transceiver module and identifies the three error bits in the ISE simulator. The IEEE 802.15.4 digital transceiver module achieves the BER of 2×10^{-5} for the given 6 dB SNR value in the AWGN channel. A better BER is achieved by increasing the number of input bits to be transmitted.




Figure 5. Simulation results of IEEE 802.15.4 transceiver module

The resource utilized for IEEE 802.15.4 digital transceiver module on Artix-7 FPGA is represented in Table 2. The IEEE 802.15.4 digital transceiver module utilizes 123 Slices, 187 LUTs, 106 LUT-FF pairs and works at 268.2 MHz operating frequency. The transceiver module consumes 108 mW of total power, including 26 mW dynamic power at 100 MHz clock frequency using the X-power analyzer tool. The performance metrics like latency, throughput, hardware efficiency, and BER are also tabulated for the transceiver module. The IEEE 802.15.4 digital transceiver module obtains the Latency of 3.5 Clock cycles (CC) using the simulator tool and achieves the throughput of 76.62 Mbps on Artix-7 FPGA. The digital transceiver module receives 62.81 Kbps/Slice hardware efficiency with a BER of 2×10^{-5} .

The performance comparison of the proposed transceiver module with the existing 802.15.4 transceivers for Zig-bee applications is tabulated in Table 3. The different design parameters like the selection of modulation technique, obtained chip area (slice and LUTs), maximum frequency, total power, and selected FPGA devices are considered compared with existing IEEE 802.15.4 transceiver architectures.

The IQ-phases are main part of modulation and demodulation process in any digital transceiver design. The existing IEEE 802.15.4 based digital transceivers uses VCO or LUT based memory modules for the creation of IQ-phases for modulation and demodulation in the design. The VCO or LUT based memory modules utilizes more chip area, drains the operating frequency and consumes more power on FPGA and it affects the overall the performance of the digital transceiver design. The proposed design consumes less chip

area (Slice and LUTs), works at better operating frequency (MHz), and consumes less power than the above existing approaches. The proposed design uses DFS module for the creation of IQ-phases both in modulation and demodulation modules and offers better performance than existing approaches.

Table 2. Resource utilized for IEEE 802.15.4 transceiver module on Artix-7

| Resources | Obtained |
|----------------------------------|--------------------|
| Chip Area | |
| Slices | 123 |
| LUTs | 187 |
| LUT-FF pairs | 106 |
| Time | |
| Minimum period (ns) | 3.729 |
| Maximum frequency (MHZ) | 268.2 |
| Power | |
| Dynamic power (mW) | 26 |
| Total power (mW) | 108 |
| Performance | |
| Latency (Clock Cycles) | 3.5 |
| Throughput (Mbps) | 76.62 |
| Hardware efficiency (Kbps/Slice) | 62.81 |
| Bit error rate (BER) | 2×10^{-5} |

Table 3. Performance comparison of proposed work with existing 802.15.4 transceivers

| Design Parameters | Muni <i>et al.</i> [8] | Massouri and Risset [11] | Supare <i>et al.</i> [16] | Elmiligi <i>et al.</i> [17] | Guruprasad and Chandrasekar [27] | Proposed Design |
|----------------------|------------------------|--------------------------|---------------------------|-----------------------------|----------------------------------|-----------------|
| Modulation Technique | O-QPSK | BPSK | MQAM | BPSK | O-QPSK | BPSK |
| Slices | 973 | 1649 | 320 | 229 | 224 | 122 |
| LUTs | 1179 | 1849 | 2526 | 284 | 428 | 187 |
| Max.Frequency (MHz) | 117.9 | 200 | NA | 105.502 | 270.1 | 268.193 |
| Total power (mW) | 216 | NA | NA | NA | 171 | 108 |
| FPGA | Virtex-5 | Virtex-6 | Virtex-7 | Viretx-2 Pro | Artix-7 | Artix-7 |

4. CONCLUSION AND FUTURE SCOPE





In this manuscript, an efficient BPSK based IEEE 802.15.4 digital transceiver is designed on FPGA Platform. The BPSK modulator and demodulators are designed effectively using the DFS module. The transceiver design is flexible to operate in either 868 MHz or 902 MHz frequency bands. The error calculation module is introduced in the IEEE 802.15.4 digital transceiver to verify the received bits and find the BER calculation. The simulation results of the IEEE 802.15.4 digital transceiver module are verified and analyze the received error bits. The digital transceiver module utilizes around 1% slices and LUT's, operates at 268.2 MHz, and consumes 108 mW of total power on Artix-7 FPGA. The transceiver uses only 3.5 clock cycles and obtains the throughput of 76.62 Mbps with an efficiency of 62.81 Kbps/slice. The transceiver achieves the BER of 2×10^{-5} by transmitting around 150,000 bits in a sequence. The proposed IEEE 802.15.4 digital transceiver is compared with similar transceiver architectures with better chip area, frequency, and total Power. In the future, introduce the phase encryption and decryption module to the digital transceiver to enhance the security features and also realize the performance metrics.

REFERENCES





- [1] J. Sabater, J. Maria Gomez, and M. Lopez, "Towards an IEEE 802.15.4 SDR transceiver," in *2010 17th IEEE International Conference on Electronics, Circuits and Systems*, Dec. 2010, pp. 323–326, doi: 10.1109/ICECS.2010.5724518.
- [2] R. Alena, Y. Nakamura, N. Faber, and D. Mauro, "Heterogeneous spacecraft networks: wireless network technology assessment," in *2014 IEEE Aerospace Conference*, Mar. 2014, pp. 1–13, doi: 10.1109/AERO.2014.6836237.
- [3] C. M. Garcia Algora, V. Alfonso Reguera, N. Deligiannis, and K. Steenhaut, "Review and classification of multichannel MAC protocols for low-power and lossy networks," *IEEE Access*, vol. 5, pp. 19536–19561, 2017, doi: 10.1109/ACCESS.2017.2748178.
- [4] IEEE, "Part 15.4: wireless medium access control (MAC) and physical layer (PHY) specifications for low-rate wireless personal area networks (WPANs)." IEEE Std 802.15.4-2006, 2006.
- [5] N. Mahajan and J. Kaur, "A review of 2.4 GHz transmitters for IEEE 802.15.4 low rate WPANs," in *2015 Second International Conference on Advances in Computing and Communication Engineering*, May 2015, pp. 28–33, doi: 10.1109/ICACCE.2015.27.
- [6] B. K. Choi, B. S. Kim, S. S. Lee, Y. J. Kim, and D. J. Chung, "Implementation of IEEE 802.15.4 LR-WPAN 868/915MHz, 2.4GHz multimode baseband," in *2009 9th International Symposium on Communications and Information Technology*, Sep. 2009,

- pp. 1055–1056, doi: 10.1109/ISCIT.2009.5341007.
- [7] N. S. Bhat, “Design and implementation of IEEE 802.15.4 mac protocol on FPGA,” *arXiv preprint arXiv:1203.2167* (2012), Mar. 2012.
- [8] B. K. Muni and S. K. Patra, “FPGA implementation of ZigBee baseband transceiver system for IEEE 802.15.4,” in *Communications in Computer and Information Science*, Springer Berlin Heidelberg, 2013, pp. 465–474, doi: 10.1007/978-3-642-36321-4_44.
- [9] R. Ahmad, O. Sidek, W. M. H. W. Hassin, and S. K. K. Mohd, “Implementation of IEEE 802.15.4-based OQPSK-pulse-shaping block on FPGA,” in *2011 IEEE International Conference on Computer Applications and Industrial Electronics (ICCAIE)*, Dec. 2011, pp. 459–464, doi: 10.1109/ICCAIE.2011.6162179.
- [10] R. Ahmad, O. Sidek, and S. K. K. Mohd, “Implementation of a Verilog-based digital receiver for 2.4 GHz Zigbee applications on FPGA,” *Journal of Engineering Science and Technology*, vol. 9, no. 1, pp. 136–153, 2014.
- [11] A. Massouri and T. Risset, “FPGA-based implementation of multiple PHY layers of IEEE 802.15.4 targeting SDR platform,” *SDR-WinnComm*, 2014.
- [12] A. Espinoza-Rhodon *et al.*, “An FPGA-based all-digital 802.11b and 802.15.4 receiver for the software defined radio paradigm,” in *2014 International Conference on ReConfigurable Computing and FPGAs (ReConFig14)*, Dec. 2014, pp. 1–6, doi: 10.1109/ReConFig.2014.7032499.
- [13] L.-H. Wang, T.-Y. Chen, K.-H. Lin, Q. Fang, and S.-Y. Lee, “Implementation of a wireless ECG acquisition SoC for IEEE 802.15.4 (ZigBee) applications,” *IEEE Journal of Biomedical and Health Informatics*, vol. 19, no. 1, pp. 247–255, Jan. 2015, doi: 10.1109/JBHI.2014.2311232.
- [14] S. Olonbayar, D. Kreiser, and R. Kraemer, “FPGA and ASIC implementation and testing of IR-UWB baseband transceiver for IEEE802.15.4a,” in *2014 IEEE International Conference on Ultra-WideBand (ICUWB)*, Sep. 2014, pp. 456–461, doi: 10.1109/ICUWB.2014.6959025.
- [15] J. A. J. de Oliveira, A. F. R. Queiroz, E. R. de Lima, and J. Mertes, “An MR-FSK transceiver compliant to IEEE802.15.4g for smart metering utility applications: FPGA implementation and ASIC resource estimation,” in *2015 7th IEEE Latin-American Conference on Communications (LATINCOM)*, Nov. 2015, pp. 1–4, doi: 10.1109/LATINCOM.2015.7430144.
- [16] V. P. Supare, B. B. Sayankar, and P. Agrawal, “Design and implementation of MQAM based IEEE 802.15.4/ZigBee Transceiver using HDL,” in *2015 International Conference on Smart Technologies and Management for Computing, Communication, Controls, Energy and Materials (ICSTM)*, May 2015, pp. 455–458, doi: 10.1109/ICSTM.2015.7225460.
- [17] H. Elmiligi, M. W. El-Kharashi, and F. Gebal, “Design and implementation of BPSK MODEM for IEEE 802.15.4/ZigBee devices,” in *2016 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)*, May 2016, pp. 1–5, doi: 10.1109/CCECE.2016.7726798.
- [18] M. A. Zubair, A. K. Nain, J. Bandaru, P. Rajalakshmi, and U. B. Desai, “Reconfigurable dual mode IEEE 802.15.4 digital baseband receiver for diverse IoT applications,” in *2016 IEEE 3rd World Forum on Internet of Things (WF-IoT)*, Dec. 2016, pp. 389–394, doi: 10.1109/WF-IoT.2016.7845488.
- [19] V. Deep and T. Elarabi, “Efficient IEEE 802.15.4 ZigBee standard hardware design for IoT applications,” in *2017 International Conference on Signals and Systems (ICSigSys)*, May 2017, pp. 261–265, doi: 10.1109/ICSIGSYS.2017.7967053.
- [20] T. Gomes, F. Salgado, S. Pinto, J. Cabral, and A. Tavares, “A 6LoWPAN accelerator for internet of things endpoint devices,” *IEEE Internet of Things Journal*, vol. 5, no. 1, pp. 371–377, Feb. 2018, doi: 10.1109/JIOT.2017.2785659.
- [21] T. Gomes, S. Pinto, F. Salgado, A. Tavares, and J. Cabral, “Building IEEE 802.15.4 accelerators for heterogeneous wireless sensor nodes,” *IEEE Sensors Letters*, vol. 1, no. 1, pp. 1–4, Feb. 2017, doi: 10.1109/LESENS.2017.2681625.
- [22] D. C. Alves-Tamagno, E. de Lima, and R. R. Lopes, “A low complexity ICFO estimator and compensator for IEEE 802.15.4g MR-OFDM PHY: algorithm proposal and hardware implementation,” in *2018 IEEE 29th Annual International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC)*, Sep. 2018, pp. 1–7, doi: 10.1109/PIMRC.2018.8580837.
- [23] W. Liu, Z. Chen, G. Luo, G. Li, S. Wu, and W. Zhou, “A MAC controller design for Zigbee and WiFi hybrid network based on FPGA,” in *2018 IEEE 8th Annual International Conference on CYBER Technology in Automation, Control, and Intelligent Systems (CYBER)*, Jul. 2018, pp. 430–434, doi: 10.1109/CYBER.2018.8688341.
- [24] P. Charan, T. Usmani, R. Paulus, and S. H. Saeed, “A cooperative cache management scheme for IEEE802.15.4 based wireless sensor networks,” *International Journal of Electrical and Computer Engineering (IJECE)*, vol. 8, no. 3, pp. 1701–1710, Jun. 2018, doi: 10.11591/ijece.v8i3.pp1701-1710.
- [25] E. Kadhum and R. Haitham, “Performance analysis of IEEE 802.15.4 transceiver system under adaptive white gaussian channel,” *International Journal of Electrical and Computer Engineering (IJECE)*, vol. 8, no. 6, pp. 4184–4196, Dec. 2018, doi: 10.11591/ijece.v8i6.pp4184-4196.
- [26] A. S. Adappa, K. D. Kumar, and A. Boyapati, “Implementation of unslotted and slotted CSMA/CA for 802.11 and 802.15.4 protocol,” in *2019 Global Conference for Advancement in Technology (GCAT)*, Oct. 2019, pp. 1–7, doi: 10.1109/GCAT47503.2019.8978395.
- [27] S. P. Guruprasad and B. S. Chandrasekar, “Design and implementation of 802.15.4 transceiver for wireless personal area networks (WPANs) on FPGA,” *International Journal of Innovative Technology and Exploring Engineering*, vol. 9, no. 3, pp. 2085–2089, Jan. 2020, doi: 10.35940/ijitee.C8926.019320.
- [28] G. S. Beula and P. Rathika, “ZigBee transceiver design for smart grid home area network using MATLAB simulink,” in *2020 International Conference on Emerging Trends in Information Technology and Engineering (ic-ETITE)*, Feb. 2020, pp. 1–5, doi: 10.1109/ic-ETITE47903.2020.311.
- [29] N.-S. Kim, “A digital-intensive extended-range dual-mode BLE5.0 and IEEE802.15.4 transceiver SoC,” *IEEE Transactions on Microwave Theory and Techniques*, vol. 68, no. 6, pp. 2020–2029, Jun. 2020, doi: 10.1109/TMTT.2020.2986454.
- [30] P. Varzakas, “Channel capacity per user in a power and rate adaptive hybrid DS/FFH-CDMA cellular system over Rayleigh fading channels,” *International Journal of Communication Systems*, vol. 25, no. 7, pp. 943–952, Jul. 2012, doi: 10.1002/dac.1298.
- [31] A. H. Ali, A. D. Farhood, and M. K. Naji, “Analysis of a framework implementation of the transceiver performances for integrating optical technologies and wireless LAN based on OFDM-RoF,” *International Journal of Electrical and Computer Engineering (IJECE)*, vol. 10, no. 4, pp. 4252–4260, Aug. 2020, doi: 10.11591/ijece.v10i4.pp4252-4260.
- [32] S. B. Lokanatha and S. B. B. Prashanth, “Design and performance analysis of human body communication digital transceiver for wireless body area network applications,” *International Journal of Electrical and Computer Engineering (IJECE)*, vol. 12, no. 3, pp. 2206–2213, Jun. 2022, doi: 10.11591/ijece.v12i3.pp2206-2213.

BIOGRAPHIES OF AUTHORS

Vivek Raj Kempanna     graduated from Visvesvaraya Technological University, Belagavi with Bachelor of Engineering in Electronics and Communication. He received his Master of Technology in Digital Electronics and Communication Systems from the same university in 2014. He is working as Assistant Professor in Department of Electronics and Telecommunication Engineering, Dayananda Sagar college of engineering, Bengaluru, India. Currently he is pursuing Ph.D. from Visvesvaraya Technological University. His areas of interest are HDL, very-large-scale integration (VLSI) design, digital electronics, wireless communication and cryptography. He is member of ISTE. He can be contacted at email: vivekgowda1990@gmail.com.



Dinesha Puttaraje Gowda     received his Ph. D degree from University of Mysore, India, in the year 2014. He is currently a Professor, Department of Electronics and Communicating Engineering, Dayananda Sagar College of Engineering, Bengaluru, India. His research interest is in VLSI design, digital system design and nanotechnology (applications of conducting polymer composites in electronics). He can be contacted at email: dineshprg@gmail.com.