SS-CPS&IoT'2022

3rd Summer School on Cyber-Physical Systems and Internet-of-Things Budva, Montenegro, June 07-11, 2022

Proceedings of the 3rd Summer School on Cyber-Physical Systems and Internet-of-Things

Vol. III

Editors:

Lech Jóźwiak Eindhoven University of Technology, The Netherlands

Radovan Stojanović University of Montenegro, MECOnet, Montenegro

> Nikolaos Voros University of Peloponnese, Greece



MECOnet, MANT, SMART4ALL Montenegro, June 2022







Disclaimer

The responsibility for content in presentations and other contributions in this publication rests solely with their authors.

Official website of the event:

https://mecoconference.me/ss-cpsiot2022/

Proceedings of the 3rd Summer School on Cyber-Physical Systems and Internet-of-Things, Vol. III, June 2022

Edited by Lech Jozwiak and Radovan Stojanovic

Technical editors:

Prof. dr Budimir Lutovac, University of Montenegro

Stevan Djuraskovic, University of Florida

Contributors:

Abdelhakim Baouya, Alessandro Capotondi. Andrea Marongiu, Anish Bhobe, Axel Jantsch, Christoph Schmittner, Daniel Madroñal Quintin, Dimitrios Serphanos, Dominique Blouin, Eugenio Villar, Filippo Cugini, Francesca Palumbo, Gianluca Bellocchi, Hector Posadas, Jose María Gandara, Josip Knezović, Lech Jozwiak, Letizia Jaccheri, Luca Benini, Mario Kovač, Martin Ron, Milica Orlandić, Morayo Adedjouma, Muhammad Abdullah Hanif, Muhammad Shafique, Nikolaos Voros, Pavel Burget, Peter Mörtl, Radovan Stojanović, Ramiro Samano Robles, Raul Gomez, Reda Nouacer, Roberto Giorgi, Rupert Schlick, Samir Ouchani, Stavros Koubias, Thomas Bauer, Zhonghai Lu

DOI: https://doi.org/10.5281/zenodo.6698645

Cite as:

Author/s, "Title of contribution-presentation", in Proceedings of the 3rd Summer School on Cyber-Physical Systems and Internet-of Things, Editors: Lech Jozwiak, Radovan Stojanovic and Nikolaos Voros, Vol. III, June 2022, pp. xx-yy, DOI: https://doi.org/10.5281/zenodo.6698645

Copyright @ 2022 MECOnet

All rights are reserved according to the code of intellectual property acts of Montenegro and EU

Published by Consortium of MECOnet d.o.o., MANT Association and SMART4ALL Project

For publisher: MECOnet, www.meconet.me

Filipa Lainovica 19, Podgorica, Montenegro

Message from the Chairs,

The Summer School on Cyber-Physical Systems and Internet of Things (SS-CPS&IoT'2022) is the third school in a series, organized in Charming Budva, a Mediterranean pearl.

This year we adapted to still actual COVID19 situation and managed the event on two tracks, on-line and in-venue.

SS-CPS&IoT'2022 aims at serving the following main purposes:

- advanced training of industrial and academic researchers, developers, engineers and decision-makers; academic teachers, Ph.D. and M.Sc. students; entrepreneurs, investors, research funding agents, and policy makers; and other participants who want to learn about CPS and IoT engineering;
- dissemination, exchange and discussion of advanced knowledge and project results from numerous European R&D projects in CPS and IoT;
- promotion and facilitation of international contacts and collaboration among people working or interested in the Embedded Computing, CPS and IoT areas.

The School is open to everybody, but previous knowledge or equivalent practical experience at least at the Bachelor level in engineering (e.g. system, computer, electronic, electrical, automotive, aviation, mechanical, or industrial engineering), computer science, informatics, applied physics or similar is recommended. Industry participation is encouraged.

SS-CPS&IoT is not only to follow courses and learn new knowledge on Embedded Systems, CPS and IoT from top professionals, but to meet people, interact and discuss with outstanding researchers, developers, academic lecturers, advanced students, and other participants, collaborate or start collaborations, and meet many talented people who may become employees of your companies as well.

Distinguishing features of this advanced traditional Summer School are that its lectures, demonstrations, and practical hands-on sessions are given by top European and Worldwide specialists in particular CPS and IoT fields from industry and academia, delivering very fresh advanced

knowledge. They are based on results from numerous currently running or recently finished European R&D projects in CPS and IoT, what gives an excellent opportunity to get acquainted with issues and challenges of CPS and IoT development; actual industrial problems, designs and case studies; and new concepts, advanced knowledge and modern design methods and tools created in the European R&D projects.

This year, we had the honor to invite outstanding lecturers from and outside Europe. Part of the students and lecturers came from the **H2020 project SMART4ALL**, "Self-sustained customized cyber physical system experiments for capacity building among European stakeholders", so it can be said that it was a Joint School of our community with this significant project.

SS-CPS&IoT'2022 is collocated with CPSIoT'2022, 10th International Conference on Cyber-Physical Systems and Internet-of-Things and MECO'2022, 11th Mediterranean Conference on Embedded Computing. The Summer School participants were encouraged to submit their papers to CPSIoT'2022 and MECO'2022, and thus gain additional experience of presenting work in one of the TOP conference in computing.

The CPS&IoT'2022 Summer School Program was composed of four days of lectures, demonstrations, practical hands-on sessions, and discussions, as well as free participation in MECO'2022 and CPSIoT'2022 sessions. The topics of the lectures, demonstrations, and practical hands-on sessions cover major CPS fields and applications. We had about 80 lecturers and students, coming from over 25 countries, WorldWide. We worked for four days in a 32-hour capacity, that is equivalent to an academic workload of **3 ECTS credits**. Detailed list of the presentations including the names of their authors and presenters is provided in this Proceedings. This Proceedings, in addition to its research and educational component, serves as a supplement to the diplomas awarded to School's participants, after testing their activities and knowledge.

SS-CPS&IoT'2022 taken place in Hotel Budva, Montenegro. Budva is a 3500years old town located at the Adriatic Sea coast of Montenegro. It is a popular touristic destination, with its charming Old Town, beautiful natural environment, 35 clean sandy beaches, and proximity to many famous touristic attractions as Kotor, Boka Kotorska, Sveti Stefan, Dubrovnik, and

several national parks. It is an excellent place to have a summer school in a relaxed and friendly atmosphere.

The Chairs of the SS-CPS&IoT'2022 express their thanks to all authors and presenters as well as, to all other people who contributed to the success of the Summer School. We are especially proud on 3rd generation of students who successfully finished School and showed an enviable level of knowledge and interest.

We are very grateful to **Professor Budimur Lutovac**, Publication Chair of CPSIoT'2022 and MECO'2022 and student moderator **Stevan Djurašković** helping us in logistics and in composing these Proceedings.

We hope to see you again next year, mostly, in-venue, in good health and friendly atmosphere.

Yours,

Lech Jóźwiak Eindhoven University of Technology, The Nederland

Radovan Stojanović University of Montenegro, Montenegro

Nikolaos Voros, University of Peloponnesus, Coordinator of SMART4ALL Project, Greece

Contents

Disclaimer	
Lech Jóźwiak, Radovan Stojanović	
Introduction to the CPS&IoT'2022 Summer School	1
Luca Benini	
PULP: Extreme Energy Efficiency for Extreme Edge AI Acceleration	4
Lech L» y kcm	
Green CPS and IoT for Green World	56
Mario Kovač, Josip Knezović	
European Processor Initiative Technology for Exascale Era	158
Gianluca Bellocchi, Alessandro Capotondi, Andrea Marongiu, Francesca Palumbo, Daniel	
Madroñal Quintin	
Accelerator-Rich FPGA Architecture Exploration via a Programmable and Reconfiguration	rable
Overlay	
Reda Nouacer, Morayo Adedjouma	
From Embedded-Systems towards swarms: opportunities and challenges	287
Letizia Jaccheri	
Software for a Better Society.	323
Roberto Giorgi	
Extending Performance and Reliability via Modular FPGA Clusters.	371
Filippo Cugini, Pavel Burget, Martin Ron	
Edge computing: the BRAINE solution.	410
Axel Jantsch, Zhonghai Lu	
Embedded Machine Learning.	471
Muhammad Shafique, Muhammad Abdullah Hanif	
Embedded Machine Learning for the Edge: From Algorithms to Architectures	558
Eugenio Villar, Hector Posadas, Raul Gomez, Jose María Gandara	
Modeling, design and Implementation of drone-based services	. 592
Dimitrios Serphanos, U. Patras and CTI, Stavros Koubias, U. Patras and ISI	
Synthesis of Runtime Monitors for Safe and Secure Industrial Systems.	637
Dominique Blouin, Anish Bhobe	
Embedded systems modeling, analysis and automatic code generation with AADL and	l
RAMSES	667
Rupert Schlick, Thomas Bauer	
How to design and tailer a perfect fitting verification and validation process for your	
CPS&IoT project?	719
Peter Mörtl, Nikolai Ebinger	
Framework to facilitate Trustworthiness of Smart Systems for End Users	786
Ramiro Samano Robles	
Reference architecture for trusted AIoT systems: certification, standardization, and	
regulation	815
Christoph Schmittner	
Cybersecurity Engineering and Management	. 884

Samir Ouchani	
Secure and Reliable Smart Cyber Physical Systems	955
Abdelhakim Baouya	
Artificial Intelligence meets Formal Methods: Generation and verification	on of learned
stochastic automata	1022
Radovan Stojanovic	
Principles of performance effective nodes design for smart systems	1059
Milica Orlandić	
Data Processing Pipelines on small satellites and drones: challenges and se	olutions1085
Nikolaos Voros	
The achievements of SMART4ALL project in Customized Low-Energy	
Abeer Akkad, Gary Wills, Abdolbaghi Rezazadeh	
An IoT-enabled Smart Grid: Definitions, Characteristics, Challenges, and Fu	ture Directions 1164
Schedule-CPS&IoT'2022 Summer School on Cyber-Physical Systems and	I Intornot
of- Things	1173
or- rinings	11/3
3rd Summer School on Cyber Physical Systems and Internet of Things - S	SS-CPSIoT'2022
3rd Generation (Students and Teachers)	1174
Certificate of Attendance	1175
Author Index	1176
Dhata callows	1170
Photo gallery	1178




CPS&IoT'2022 Summer School



Budva, Montenegro June 7-10, 2022

Introduction




Introduction

- Systemic drawbacks of the traditional economy and cumulation of bad decisions driven by the short-term profit and made without adequately accounting for longterm consequences resulted in the huge global environmental disaster
- □ Innovations exploiting modern CPS and IoT technologies have a high potential to significantly improve systems used by us or that we are part of
- □ To recover from the environmental disaster and further develop:
 - a model of a well regulated and controlled effective and efficient system should be applied to all kinds of systems, collaboration chains and related flows
 - modern CPS and IoT technologies should be used to much better control and optimize the social, physical and life systems than till now
 - methodologies of circular regenerative economy and quality-driven design should be used to design the systems
- In this CPS&IoT Summer School you will have a unique occasion to be informed on and to discuss the most recent European R&D developments in CPS and IoT

Outline of the CPS&IoT'2021 Summer School

- 1. Introduction to CPS and IoT
- 2. Green CPS and IoT
- 3. Computing and communication technologies for CPS and IoT
- 4. Machine Learning and Edge Computing
- 5. Modeling, design and implementation of CPS and IoT
- 6. Trustworthy CPS and IoT: reliability, security and safety
- 7. Energy-efficient computing for CPS and IoT
- 8. Closing of the CPS&IoT2022 Summer School



PULP: Extreme Energy Efficiency for Extreme Edge Al Acceleration

Luca Benini lbenini@iis.ee.ethz.ch,luca.Benini@unibo.it














Prof. of Digital Circuit and Systems @ ETHZ and UNIBO. h-index=114, 58'000+ citations, 1'000+ publications, fellow IEEE, ACM, Chief Architect in STMicroelectronics (2009-2012) Group of 100+ people












Al capabilities in the power envelope of an MCU: 10-mW peak (1mW avg)



Al Workloads - DNNs

H Pham 2021(Google) arXiv:2003.10580v3






Energy efficiency @ GOPS is the Challenge

ARM Cortex-M MCUs: M0+, M4, M7 (40LP, typ, 1.1V)*








*data from ARMs web





The Tunnel: High-Performance vs. Energy-Efficient



- Classical" core performance scaling trajectory
 - Faster CLK → deeper pipeline → IPC drops
 - Recover IPC → superscalar → ILP bottleneck (dependencies)
 - Mitigate ILP bottlenecks → OOO → huge power, area cost!










ETH Zürich

Supporting dotp+ld






ML & Parallel, Near-threshold: a Marriage Made in Heaven

- As VDD decreases, operating speed decreases
- **However efficiency**
- Until leakage effects start
- However efficiency
 increases → more work
 done per Joule

 Until leakage effects start
 to dominate


 Put more units in parallel
 to get performance up and
 keep them busy with a
 parallel workload

ML is massively parallel and scales well (P/S ↑ with NN size)






Multiple RI5CY Cores (1-16)



ETH Zürich



Low-Latency Shared TCDM



ETH Zürich


14

DMA for data transfers from/to L2 + Fast synchro SCU barrier test-and-set 150 **Tightly Coupled Data Memory BF=2** [cycles] 50 Mem7 Mem4 Mem5 Mem6 participating cores interconnect Men 2 Mer Men Men 3 Energy [nJ] garith mic Interconnect RISC-V RISC-V RISC-V **RISC-V** participating cores core core core core L2 Mem **CLUSTER** ~15x latency and energy

reduction for a barrier [Glaser TPDS20]




Shared instruction cache with private "loop buffer"





Vector Lockstep Execution Mode (VLEM)







Results: RV32IMCXpulp vs RV32IMC

[Garofalo et al. Philos. Trans. R. Soc 20]

- 8-bit convolution
 - Open source DNN library
- 10x through xPULP
 - Extensions bring real speedup
- Near-linear speedup
 - Scales well for regular workloads
- 75x overall gain
 - 2 orders of magnitude with DOTP+LW (122x)
 - Sub-byte (nibble, crumb) supported (537x, 939x)







Deploying DNNs on PULP

[Burrello et al. TCOMP21]

QuantLab

Quantization Laboratory

NEMO


NEural Minimization for pytOrch

DORY

Deployment Oriented to memoRY

PULP-NN

PULP Neural Network backend




github.com/pulp-platform/nemo, /dory, /pulp-nn

1




What's next? Tightly-coupled HW Compute Engine



Acceleration with flexibility: zero-copy HW-SW cooperation



Hardware Processing Engines (HWPEs)



- Dedicated control (no I-fetch) with shadow registers (overlapped config-exec)
- Specialized datapath: supporting configurable & aggressive quantization



22



Binary-Based Quantization (BBQ)


QNN layer: $y(k_{out}) = quant \underbrace{\sum_{k_{in}} (W(k_{out}, k_{in}) \otimes x(k_{in}))}_{\text{N-bit input fmaps}}$ M-bit weights

Many $M \times N$ bits products...

... but one $M \times N$ product is the superposition of $M \times N$ 1-bit products!

$$y(k_{out}) = quant \left(\sum_{i=0..M} \sum_{j=0..N} \sum_{k_{in}} 2^i 2^j \left(W_{bin}(k_{out}, k_{in}) \otimes \mathbf{x}_{bin}(k_{in}) \right) \right)$$
Q-bit output fmaps
1-bit weights

One quantized NN can be emulated by superposition of power-of-2 weighted $M \times N$ binary NN






Mixed-Precision Quantized Networks – CMIX-NN

[Capotondi et al. TCAS II, 2020]

Apply tensor-wise quantization to fit memory constraints with low accuracy drop



Only -2% wrt most accurate INT8 mobilenetV1 (224 1.0) which does not fit on-chip


+8% wrt most accurate INT8 mobilenetV1 fitting on-chip (192_0.5)

+7.5% wrt most accurate INT4 mobilenetV1 (224_1.0) fitting on chip





Not only Efficiency: Achieving sub-mW Average Power?


1mW average power with 10mW active power (10GOPS @ 1pJ/OP) → sub mW sleep





Duty cycling not acceptable when input events are asynchronous → watchful Sleep
















Not Only CNNs: Hyper-Dimensional Computing











All together in VEGA: Extreme Edge IoT Processor

[Rossi et al. ISSCC21]

- RISC-V cluster (8cores +1)
 614GOPS/W @ 7.6GOPS (8bit DNNs), 79GFLOPS/W @
 1GFLOP (32bit FP appl)
- Multi-precision HWCE(4b/8b/16b)
 3×3×3 MACs with normalization /
 activation: 32.2GOPS and
 1.3TOPS/W (8bit)
- 1.7 µW cognitive unit for autonomous wake-up from retentive sleep mode





SoC: SoA MCU


Parallel SW prog. accelerator

In cooperation with GREENWAVES



All together in VEGA: Extreme Edge IoT Processor


- RISC-V cluster (8cores +1)
 614GOPS/W @ 7.6GOPS (8bit DNNs), 79GFLOPS/W @
 1GFLOP (32bit FP appl)
- Multi-precision HWCE(4b/8b/16b)
 3×3×3 MACs with normalization /
 activation: 32.2GOPS and
 1.3TOPS/W (8bit)
- 1.7 µW cognitive unit for autonomous wake-up from retentive sleep mode
- Fully-on chip DNN inference with 4MB MRAM (high-density NVM with good scaling)




Technology	22nm FDSOI
Chip Area	12mm ²
SRAM	1.7 MB
MRAM	4 MB
VDD range	0.5V - 0.8V
VBB range	0V - 1.1V
Fr. Range	32 kHz - 450 MHz
Pow. Range	1.7 μW - 49.4 mW











What's next? Heterogeneous Accelerators

The *Kraken*: TCNs and SNNs at The Extreme Edge

3000 µm

- RISC-V Cluster (8 Cores + 1)
- CUTIE dense ternary neural network accelerator
- SNE energy-proportional spiking neural network accelerator
- DVS Interface for hardware support of event-based vision
- PULPO Floating point linear algebra accelerator



Technology	22 nm FDSOI
Chip Area	9 mm ²
SRAM SoC	1 MB
SRAM Cluster	128 KB
VDD range	0.55 V - 0.8 V
·	






What's next? Heterogeneous Accelerators

The Kraken: TCNs and SNNs at The Extreme Edge

- RISC-V Cluster (8 Cores + 1)
- CUTIE dense ternary neural network accelerator
- SNE energy-proportional spiking neural network accelerator
- DVS Interface for hardware support of event-based vision
- PULPO Floating point linear algebra accelerator



Technology	22 nm FDSOI
Chip Area	9 mm ²
SRAM SoC	1 MB
SRAM Cluster	128 KB
VDD range	0.55 V - 0.8 V








CUTIE: Minimize Switching Activity & Data Movement

- KxK window on all input channels unrolled, cycle-by-cycle sliding
- All weights for an output channel are held stationary in local buffer (latch-based)
- Completely unrolled inner products vs. systolic MAC →one output activation per cycle!
- Zeros in weights and activations reduce switching activity
- One output per cycle → spatial smoothness of activations helps reducing switching


ACTIVATIONS FROM TILE BUFFER WEIGHTS FROM CENTRAL MEMORY THERSHOLDS FROM CENTRAL MEMORY OUTPUT CHANN OUTPUT CHANN



Kraken's CUTIE Implementation

- Data in 1.6b/Tvalue with Comp/Decomp on the fly
- Highly parametrizable accelerator
 - Channels, kernel shapes, pipeline depth, memory sizes, ...
- **Configuration in Kraken**
 - 96 channels (OCUs)


 - 64 x 64 pixels feature maps (158 KB)
 - 9 layers of weights (117 KB)
- - 96 OCUs, 96 Input channels, 3x3 kernels:





Results – The numbers

- Key implementation results
 - Area: ~3 mm²
 - Voltage: 0.5 0.9 V
- Inference on CIFAR-10 Ternary
 - Accuracy: 86%
 - Energy per inference: 2.72µJ








Results – The numbers

- Key implementation results
 - Area: ~3 mm²
 - Voltage: 0.5 0.9 V
- Inference on CIFAR-10 Ternary
 - Accuracy: 86%
 - Energy per inference: 2.72µJ
- Inference on CIFAR-10 Binary
 - Accuracy: 82%
 - Energy per inference: 4µJ!








Results – The numbers

- Key implementation results
 - Area: ~3 mm²
 - Voltage: 0.5 0.9 V
- Inference on CIFAR-10 Ternary
 - Accuracy: 86%
 - Energy per inference: 2.72µJ
- Inference on CIFAR-10 Binary
 - Accuracy: 82%
 - Energy per inference: 4µJ!
- Achievable Efficiency and Performance
 - Peak Core Energy Efficiency: 1036 Top/s/W
 - Peak Throughput: 55 TOp/s





HW acceleration in perspective

Using 22FDX tech, NT@0.6V, High utilization, minimal IO & overhead

Energy-Efficient RV Core → 20pJ (8bit)



ISA-based 10-20x **→1-5pJ (8bit)**



XPULPV2 &V3



Configurable DP $10-20x \rightarrow 20-100fJ$ (4bit)



HWCE, RBE, NE



Fully specialized DP 10-20x →1-5fJ (ternary)




XNE, CUTIE*

^{*}sub 1fJ in 7nm



What About Neuromorphic? Spiking NN Acceleration



- Engine: 16 Adaptive-LIF neuron data paths (NG). A NG
 Spike event in executes one Synaptic Operation (SOP) per cycle
 - 1 SOP = 1 4b-ADD + 2 8b-MUL + 1 8b-ADD + 1 8b-CMP
 - Implements weight accumulation on the neuron membrane potential + leaky decay since the last membrane update + dynamic threshold adaptation + spike generation + membrane potential reset
 - For fully connected layers one NG is time-shared for 64 virtual neurons
 - Optimized buffering and neuron state update for 64x16 neurons in just 12 cycles for a 3x3 event receptive field
 - Equivalent number of 85 SOP/cycle per engine (682 SOP/cycle on 8 engines)


[Di Mauro et al. DATE22]

Useful? YES, when coupled with DVS (event-based) sensors




DVSI: Event Representation and Conversion


- The DVSI internal buffer uses an explicit coordinate list representation (COO)
- The sensor "reading" can be triggered at any rate (the more we wait, the more events we expect to read/buffer)



- The DVSI can output:
 - Linear streams of events COO-encoded (directly consumable by SNE)
 - Event-frames (suitable for more traditional framebased processing, e.g. CUTIE)







Pros

- Regular memory footprint
- Easier processing


Cons

- · Typically, more bits per frame
- · High overhead at low activity



SNE Results

- Inference energy is indeed proportional to event activity → Energy-Proportional operation achieved
- Scalable architecture
 - From 1 to 8 slices linear performance increase
 - Energy/SOP grows by only 6%
 - Leads the SoA by 1.7x in Energy/SOP
 - Can work concurrently with CUTIE for SNN + TNN "fused" inference (never done so far)





ETH Zürich

What's next: Scale up with HERO

Host CPU

e.g.
ARMv8
RV64GC


SW-controlled (tryread) IO-MMU for shared virtual memory


Fast Host-Accel synchronization

SW-based coherency + OpenMP offload support

HEROv3

What's next: Scale up with HERO







Occamy Chiplet




- GF12, target 1GHz (typ)
- 2 AXI Interconnect Subsystems (multihierarchy)
 - 64-bit
 - 512-bit with "interleaved" mode
 - **Peripherals**
- Linux-capable manager core CVA6
- 6 Quadrants: 216 cores/chiplet
 - 4 cluster / quadrant:
 - 8 compute +1 DMA core / cluster
 - 1 multi-format FPU / core

(FP64,x2 32, x4 16/alt, x8 8/alt)

- 8-channel HBM2e (8GB) 512GB/s
- D2D link (Wide, Narrow) 70+2GB/s
- System-level DMA
- SPM (2MB wide, 512KB narrow)

Peak 384 GDPflop/s per chiplet!





Closing thoughts – Open Platform for TinyML

PULP is an Open Platform

- For science ... fundamental "research infrastructure" Reduce "getting up to speed" overhead for partners Enables fair and well controlled benchmarking
- For Business ... it is truly disruptive
 Reduces NRE + faster innovation path for startups (e.g. Greenwaves tech.), new business models (eg. OpenHWGroup), helps ollaboration with foundries (e.g. GF)

Heterogeneous & Flexible

- 1-3+ orders of magnitude improvement (wrt to efficient RV) by acceleration
 ISA → Configurable → Fully customized + heterogeneous architectural combinations
- Focus on IO energy (memory, sensor) to achieve sub pJ/OP @ full platform 3D-IC technology is a key enabler



Luca Benini, Alessandro Capotondi, Alessandro Ottaviano, Alessio Burrello, Alfio Di Mauro, Andrea Borghesi, Andrea Cossettini, Andreas Kurth, Angelo Garofalo, Antonio Pullini, Arpan Prasad, Bjoern Forsberg, Corrado Bonfanti, Cristian Cioflan, Daniele Palossi, Davide Rossi, Fabio Montagna, Florian Glaser, Florian Zaruba, Francesco Conti, Georg Rutishauser, Germain Haugou, Gianna Paulin, Giuseppe Tagliavini, Hanna Müller, Luca Bertaccini, Luca Valente, Manuel Eggimann, Manuele Rusci, Marco Guermandi, Matheus Cavalcante, Matteo Perotti, Matteo Spallanzani, Michael Rogenmoser, Moritz Scherer, Moritz Schneider, Nazareno Bruschi, Nils Wistoff, Pasquale Davide Schiavone, Paul Scheffler, Philipp Mayer, Robert Balas, Samuel Riedel, Segio Mazzola, Sergei Vostrikov, Simone Benatti, Stefan Mach, Thomas Benz, Thorir Ingolfsson, Tim Fischer, Victor Javier Kartsch Morinigo, Vlad Niculescu, Xiaying Wang, Yichao Zhang, Frank K. Gürkaynak, all our past collaborators and many more that we forgot to mention





http://pulp-platform.org



@pulp_platform



CPS&IoT'2022 Summer School Budva, Montenegro, June 7-11, 2022



Green CPS and IoT for Green World



Outline

- 1. Introduction
- 2. Modern cyber-physical systems (CPS)
- 3. Importance of modern CPS and IoT
- 4. Challenges of advanced CPS development
- 5. Computing technology for advanced CPS
- 6. Environmental crisis and environmental footprint of CPS and IoT
- Importance of advanced green CPS and IoT for environmental recovery
- 8. IoT for advanced green CPS
- 9. Quality-driven design of advanced green CPS
- 10. Conclusion

Introduction: Aims of this tutorial

- □ The two main aims of this tutorial are the following:
 - to make the participants aware of the necessity of green CPS and IoT
 - to prepare the ground for the whole CPS&IoT'2021 Summer School
- □ This means in particular:
 - to introduce several basic definitions related to CPS
 - to explain the necessity of green CPS and IoT
 - to sketch the CPS scene, what includes:
 - introduction to modern CPS and IoT, their importance, their ongoing revolution, and challenges of their development, and
 - explanation of the necessity of their holistic multi-objective quality-driven design
 - to introduce the methodology of quality-driven green system design

Introduction: Further reading for this tutorial

- L. Jóźwiak: Advanced Mobile and Wearable Systems, Microprocessors and Microsystems, Elsevier, Vol. 50, May 2017, pp. 202–221
- L. Jóźwiak: Quality-driven Design in the System-on-a-Chip Era: Why and how?, Journal of Systems Architecture, vol. 47, no. 3-4, Apr. 2001, pp. 201-224
- L. Jóźwiak: Life-inspired Systems and Their Quality-driven Design, Lecture Notes in Computer Science, Vol. 3894, 2006, Springer, pp. 1-16
- Jóźwiak, L.; Lindwer, M.; Corvino, R.; Meloni, P.; Micconi, L.; Madsen, J.; Diken, E.; Gangadharan, D.; Jordans, R.; Pomata, S.; Pop, P.; Tuveri, G.; Raffo, L. and Notarangelo, G.: ASAM: Automatic Architecture Synthesis and Application Mapping, Microprocessors and Microsystems journal, Vol.37, No 8, pp. 1002-1019, 2013
- Jóźwiak, L. and Jan, Y.: Design of Massively Parallel Hardware Multi-Processors for Highly-Demanding Embedded Applications. Microprocessors and Microsystems, Volume 37, Issue 8, November 2013, pp. 1155–1172.
- L. Jóźwiak and S.-A. Ong: Quality-driven Model-based Architecture Synthesis for Real-time Embedded SoCs, Journal of Systems Architecture, Elsevier Science, Amsterdam, The Netherlands, ISSN 1383-7621, Vol. 54, No 3-4, March-April 2008, pp. 349-368
- Many other papers of myself and my former Ph.D. students; many of them referenced in the above papers

Introduction: What is a system?

- A system is a complex whole composed of interrelated, interdependent and/or interacting items (parts or elements of a system) that are so intimately connected that they appear and operate as a single unit in relation to the external world (to other systems)
- □ Three basic types of systems:
 - unorganized system a mechanical unsystematic conglomerate of objects
 - organized system a systematic, relatively stable and law-governed composition of parts which properties cannot be reduced to the simple sum of the properties of its parts, but involve some new emerging properties resulting from complex composition of the parts' properties (e. g. a molecule, crystal, circuit, computer, machine), and
 - organic system formed not as a composition of some ready-made parts, but being an integral whole with distinguishable parts that originate, develop and die together with the whole, and cannot preserve and demonstrate their complete quality without the whole (e. g. life organisms); the characteristic features of the organic systems are the self-development and self-reproduction
- ☐ In this presentation **organized systems** will be considered

Introduction: System organization and structure

- ☐ The **system organization** (composition) appropriately:
 - defines its parts
 - arranges the parts in relation to each other and to the whole, and
 - interconnects them to form the whole
- □ The term **system structure** designates the **parts of a system arranged into a proper relation and appropriately interconnected** according to a certain set of laws and/or rules in order to form a whole
- We will consider material systems
- Since matter is active and is in constant change, the material systems are in constant change, with only some relative and transient stability conditions
- Compositions of interrelated, interdependent or interacting single changes (transformations, actions) form **processes**
- Process is a relatively isolated composition of interrelated interdependent or interacting actions (transformations, changes)

Introduction: System = process © structure

- A given process can only perform (take place, occur) in particular relatively stabile conditions
- □ These conditions that make the process possible are created and guaranteed by the system **structure**
- □ The **system structure** is a relatively isolated, stable and slowly changing (in relation to the process) part of the universe in which a particular process (or a collection of co-operating processes) can take place
- □ A system is a unity of a process and structure in which this process takes place
- System design is an activity of defining an appropriate composition of the system process and structure


Introduction: What are cyber-physical systems?

- □ **Cyber** comes from Greek adjective **kyberneticos** (**cybernetic**) that means skilled in steering or governing
- Already in ancient times people constructed various systems: the oldest known artificial automatically controlled system is probably a water clock invented by Ktesibios (285–222 BC) in Alexandria
- □ Form those times, the construction of machines (physical systems) and their controllers (cyber systems) continued and developed through the centuries
- Until the end of 19th century the controllers (cyber systems) were implemented as mechanical, hydraulic and pneumatic systems
- ☐ In the 20th century they started to be gradually replaced by the electric controllers, and later by the electronic controllers
- Physical systems are systems in which matter or energy acquisition, processing and transfer take place according to the lows of physics
- Cyber systems are (parts of) control systems, i. e. information collecting, processing and communicating systems

Introduction: What are cyber-physical systems?

- Cyber-physical system (CPS) is a compound system engineered through integration of cyber and physical sub-systems or components and/or pre-existing component cyber-physical systems, so that it appears and operates as a single unit in relation to the external world (to other systems)
- Introduction of the transistor and integrated circuit technologies in the years 1950s and 1960s, correspondingly, enabled the *ongoing microelectronics* and information technology revolution that is till now progressing according to the Moore's low
- □ The recent revolutionary progress in computing platforms, communication, networking, sensors and actuators enables:
 - much more effective and efficient CPS for traditional applications, and
 - "smart", sophisticated and affordable CPS for numerous new applications, e.g. smart robots, homes, cars, wearable and implantable medical devices, etc.

Introduction: very complex MPSoCs



Source: ANANDTECH (http://www.anandtech.com/show/7622/nvidia-tegra-k1)

- Modern nano-dimension semiconductor technology enables implementation of a very complex multiprocessor system on a single chip (MPSoC)
- This facilitates a rapid progress in:
 - global networking
 - (mobile) wire-less communication
 - (mobile autonomous) embedded computing

NVIDIA Tegra K1 massively parallel MPSoC for mobile applications

CPU: (4+1) Cortex-A15 cores

Kepler GPU: 192 CUDA GPU cores

Introduction: cyber-physical technology revolution


The recent rapid developments in:

- system-on-a-chip technology
- > common global networking
- wire-less communication
- mobile and autonomous computing
- miniaturized sensors and actuators
- material technology

created a large discrepancy between what is possible and what is used nowadays

- This discrepancy:
 - causes both a very strong technology push and market pull to create new or modified products and services, and
 - results in the cyber-physical technology revolution
- Recently, a revolutionary transition has been started from the internet of computers to the internet of smart (mobile) cyber-physical systems (CPS), called Internet of Things (IoT)

Examples of modern CPS: autonomously-driving cars



Examples of modern CPS: smart wearables













Examples of CPS: wearable virtual and augmented reality



Source: https://www.oculus.com

Examples of modern CPS: smart miniaturized implants and pill-size medical devices



modern 10 times smaller pace-makers


A new wave of the information technology revolution has arrived that creates much more coherent and fit to use CPS and connects them to form the IoT

Importance of modern CPS

- □ Application areas of mobile CPS cover *virtually all socially important application sectors*, including:
 - consummer applications, e.g. mobile computing, communication, localization, navigation, gaming, entertainment, fashion, etc.
 - extension or replacement of human capabilities, e.g. tele-operation, personal assistance, artificial limbs, implants, etc.
 - social systems, e.g. smart health-care and other numerous health-care applications, assisted leaving, law enforcement, public safety, military, etc.
 - transportation and automotive, e.g. traffic control, navigation, tracking, communication, mobile fares and personalized customer service, assisted/autonomous driving, etc.
 - *industrial, safety, security and military applications*, e.g. mobile real-time in-the-field surveillance, monitoring, inspection, repair, robotics, instruction, assistance, etc.
 - commercial applications, e.g. mobile inventory tracking and customer service, wearable augmented reality and other systems for touristic applications, and many others
- □ The economic and societal importance of mobile CPS is very high and rapidly increases

Rapid growth of the modern mobile CPS and IoT markets


Worldwide car sales forecast by level of autonomy



Source: Canalys estimates, Autonomous Vehicle Analysis, December 2016

Rapid growth of the modern mobile CPS and IoT markets

Global unmanned aerial vehicle (UAV) market



- The fastest growing market of all mobile sectors is this of smart wearable devices:
 - \$14 billion and 123 million devices in 2016
 - \$34 billion and 411 million devices in 2020
 (CCS Insight, February 2016)


Source: BIS Research, January 2018

Rapid growth of the CPS and IoT markets

- □ The number of connected IoT devices was 11.3 billion in 2020
- □ IoT Analytics forecasts that there will be 27.1 billion connected IoT devices by 2025, and Cisco 14.6 billion machine-to-machine IoT connections by 2022.
- □ Allied Market Research finds that the global IoT industry generated sales of \$740.5 billion in 2020, and is estimated to reach \$4,421.6 billion by 2030
- □ This corresponds to the growth rate at a CAGR of 19.6% between 2021 and 2030
- ☐ In 2020 the strongest contributor to the global IoT market was the industrial manufacturing segment, accounting for more than 25% of the market, and it is expected to maintain its leadership during the forecast period
- □ However, the healthcare segment is expected to grow at the highest CAGR of 26.2% between 2021 and 2030
- □ The ESD Alliance reported that the electronic (embedded) system design (ESD) industry had the total market revenue of \$13.2 billion in 2021, with the revenue grow rate of 15.8% comparing to 2020, with the fastest growing computer-aided engineering, printed circuit board and multi-chip module, semiconductor intellectual property, and services

Rapid growth of the **chip market** for CPS and IoT

IC End-Use Markets (\$B) and Growth Rates




^{*}Covers only the Internet connection portion of systems. Source: IC Insights

Source: IC Insights

☐ The fastest-growing chip markets are automotive, IoT, medical and wearables

Semiconductor market related to CPS and IoT in 2019



^{1.} Discrete, analog and optoelectronics and sensors

Source: SIA WSTS and Gartner PCs account for only 19%, while a large majority of the rest is related to CPS and IoT

\$412B GLOBAL

2019 SALES

^{2.} Information and Communications Technology infrastructure, including data centers and communication networks Sources: SIA WSTS, Gartner

Semiconductor market related to CPS/IoT in 2021/2022

- According to Semiconductor Industry Association (SIA), the global semiconductor industry sales in 2021 increased by 26.2% compared to the 2020 to the highest-ever annual value of \$556 billion
- □ A record number of 1.15 trillion semiconductor units were shiped in 2021
- □ Sales in categories related to CPS and IoT were as follows:
 - micro-ICs (including microprocessors) increased 15.1% to \$80.2 billion
 - logic increased by 30.8% to \$154.8 billion
 - memories incresed 30.9% to \$153.8 billion
 - analog semiconductors (commonly used in vehicles, consumer goods, and computers) increased 33.1% to \$74 billion
 - automotive ICs increased 34.3% to a record high of \$26.4 billion
- □ According to World Semiconductor Trade Statistics (WSTS), in 2022 the global semiconductor market is expected to increase by 10.4%, which corresponds to annual sales of US\$ 613.5 billion
- The growth will be mainly driven by sensors 17.2%, logic with 17.1% and analog with 14.1%

Challenges: unusual complexity and ultra-high demands


- □ The huge and rapidly developing markets of sophisticated mobile CPS represent great opportunities
- ☐ These opportunities come with a price of:
 - unusual system complexity and heterogeneity, resulting from convergence and combination of various applications and technologies in one system or even on one chip, and
 - stringent and difficult to satisfy requirements of modern applications
- □ Smart cars, drones and various wearable systems:
 - involve big instant data from multiple complex sensors (e.g. camera, radar, lidar, ultrasonic, sensor network tissues, etc.) and from other systems, used for mobile vision, imaging, virtual or augmented reality, etc.
 - are required to provide continuous autonomous service in a long time
 - are safety-critical
- In consequence, they demand a guaranteed (ultra-)high performance and/or (ultra-)low energy consumption, while requiring a high reliability, safety and security


Challenges: application parallelism and heterogeneity

- □ The modern complex applications that require ultra-high performance and/or ultra-low energy consumption:
 - are from their very nature heterogeneous
 - include numerous different algorithms involving various kinds of massive parallelism: data parallelism, and task-level, instruction-level and operation-level functional parallelism
- To adequately serve these applications:
 - heterogeneous computation platforms have to be exploited
 - processing engines with parallel multi-processor macro-architectures and parallel processor micro-architectures have to be constructed
 - different parts of complex applications involving different kinds of parallelism have to be implemented with corresponding different application-part specific parallel hardware
 - multiple different or identical processors, each operating on a (partly) different data sub-set, have to work concurrently to realize the ultra-high throughput and ultra-low energy consumption

Challenges: application complexity, parallelism and heterogeneity

To implement the highly-demanding complex heterogeneous CPS applications complex heterogeneous MPSoCs are needed






Intel Atom Z3770*

Nvidia Tegra 2+

^{*}Source: http://tweakers.net/reviews/3162/2/intels-atom-bay-trail-de-eerstenieuwe-atom-in-vijf-jaar-zes-verschillende-bay-trails.html +Source: http://www.anandtech.com/show/4144/lg-optimus-2x-nvidia-tegra-2-reviewthe-first-dual-core-smartphone/3

Challenges: application complexity, parallelism and heterogeneity

NVIDIA's advanced massively parallel heterogeneous MPSoC for ADAS and similar mobile CPS applications



Source: Albert Y.C. Chen, Viscovery

Challenges: criticality of applications


- Cyber-physical systems influence our life to a higher and higher degree
- ☐ Therefore, the society expectations regarding them grow rapidly
- Due to CPS common usage in various kinds of technical, social and biological applications, and their growing influence, we and the life on the Earth more and more depend and rely on these systems:
 - their quality is becoming more and more critical
 - many applications considered previously as non-critical are becoming critical
- □ Due to the rapidly growing share of the highly demanding embedded and CPS applications, *higher demands are becoming much more common*
- □ Due to the multiple reasons just discussed, and specifically, due to the rapidly growing system and silicon complexity and diversity, it will be *more and more difficult to guarantee the systems' quality*
- □ This is a **new difficult situation** that cannot be adequately addressed without an **adequate design methodology** and **electronic design automation**

Quality-driven Model-based Design


- When considering a **system and design methodology adaptation** to the situation in the field of modern CPS, we have first to ask: what general system approach and design approach seem to be adequate to solve the listed problems and overcome the challenges?
- Predicting the current situation, more than 20 years ago I proposed such system paradigm and design paradigm, i.e. the paradigms of:
 - life-inspired systems and quality-driven design, and
 - the methodology of quality-driven model-based system design based on them
- From that time my research team and our industrial and academic collaborators were researching the **application of this methodology** to the design and design automation of embedded processors, MPSoCs and CPS, and this **research** confirmed the adequacy of the quality-driven design methodology
- For "Outstanding Achievements and Contributions to Quality of Electronic Design" I was awarded the Honorary Fellow Award by the International Society for Quality Electronic Design (San Jose, CA, USA, 2008)

Quality-driven Design, CPS and IoT for making high-quality systems

- When using the quality-driven design methodology to develop the modern highquality collaborating cyber-physical systems, in which the sophisticated cyber systems (controllers) are tightly integrated with the controlled by them physical, social and life systems, we have a great chance to much better control and optimize the social, physical and life systems than we did it till now
- □ With modern CPS and IoT technology we have a great chance to significantly improve most systems used by us or that we are part of
- We also have no chance to not do this
- Our social, physical and life systems have to be significantly and immediately improved
- Why?
- Please watch the following few slides that I got from my friend Jean Paul Gueneau de Mussy, Sustainability and Innovation Expert, CEO of Materials and Systems Innovation Company, https://materials-innovation.com/







Planetary Boundaries

Johan Rockström et all, February 2017, Volume 46, Issue 1, pp 4–17



Jean Paul GUENEAU DE MUSSY | Materials-Innovation.com



Jean Paul GUENEAU DE MUSSY |

Huge destruction, chaos, no care for long-term consequences

- These were only a few examples of what was done wrong for a long time with our economic, social, technical and life systems on a global scale, and what resulted in a huge destruction on a global scale
- This huge destruction is a result of systemic drawbacks of the traditional economy and very many bad decisions made by numerous governments and companies for a short-term profit only, without accounting for long-term consequences
- Example: the wild chaotic globalization, without carefully designed interfaces and collaboration between very different economic/political systems in different parts of the World and between companies from the very different systems
- Globalization is unavoidable, but the actual costs of the wild globalization were not pay by those who profited, but by the poverty of others and destruction of the World
- The not well regulated and controlled inefficient collaboration chains and related material, product and waste flows of the wild globalization resulted in inefficient use of resources, environment destruction and pollution, climate change, biodiversity loss, etc.

Huge destruction, chaos, no care for long-term consequences

- Covid-19 pandemics demonstrated the problems sharply
- Example: Due to globalization multiple supply chains became very complicated and very long, often crossing borders of several countries; due to Covid-19 pandemics, protectionism, etc. many chains were broken or function inefficiently
- □ For instance, current chip shortages for 5G, automotive, industrial machinery, electrical equipment, servers, etc. highlighted the supply competition among different countries and industries, and the necessity of making the critical supply chains less complicated, shorter, better controlled and more resilient
- □ The manufacturing of the global chip supply chains is mainly concentrated in East Asia, and manufacturing in the most advanced nodes below 10nm in Taiwan and South Korea.
- □ The decisions on the concentration of the critical manufacturing in one or two countries were almost only based on profit, without accounting for the fact that East Asia is a region of political conflicts and natural disasters
- The only-profit-driven wild globalization and chaotic resource exploitation results in a rapidly increasing fierce competition among different countries and industries for scarce resources, environment destruction and pollution

- Without understanding the broader context of the destruction we will not be able to effectively recover from it
- □ The world is in constant war: of evil against good.
- □ This war is "eternal" and has different phases of:
 - "cold" war, in the sense of moral, political, economic, etc., war and
 - "hot" war, in the sense of military conflict, revolution, and other types of enslavement and exploitation of people or destruction and looting of nature and all what humans created.
- Now this war between good and evil is a war between:
 - the world of civilization achievements being humanistic and ecological values, moral and social norms such as: human rights, democracy, self-governance, fair division of welfare, nature protection, etc.,
 - and
 - the backward old-fashioned world, negating humanistic and ecological values, negating moral and social norms such as: human rights, democracy, self-governance, fair division of welfare, nature protection, etc.

- □ Now this war between good and evil is a war between:
 - the world based on the state of law build on humanistic and ecological values, in which all are equal, and which protects everyone, a world where the government elected by the whole society in free and democratic elections acts for the social good within the law, and everyone has free access to information.

and


the world of lawlessness of a totalitarian regime, negating humanistic and ecological values, denying and destroying moral and social norms, destroying or enslaving people, destructing and looting nature and all what humans created, and where society does not have free access to information and is manipulated by totalitarian propaganda.

- Where is the front line between good and evil in this war?
- □ Some say that this war between good and evil is between:
 - the world of the "West" build on a socially advanced civilization based on humanistic and ecological values, and social norms such as: human rights, democracy, self-governance, nature protection, etc.


and

- some other parts of the world where these rights and norms are not actually accepted and not followed by rulers and influential people.
- □ Is this the (whole) truth ???
- Definitely not !!!

- In terms of a hot war, the front line between evil and good runs often between a totalitarian regime ruling a certain country and free nation of a neighbouring country
- ☐ The front line between evil and good is often between a totalitarian regime and a part of the society ruled by the totalitarian regime
- The front line between evil and good is often between a company owner not respecting people and environment, and the exploited company employees and destructed environment
- In general:
- ☐ The war between good and evil is taking place all over the world, in every country and in every society
- In each country and society, the distribution of characteristic features of people can be well modelled by a normal distribution
- □ In each country and society, there are "good" and "bad" people, but there are the most "average" people, less "good" and "bad", and only a small number of "very good" and "very bad" people.
- □ Likewise, with "smart" and "dumb" people



Free Public Licence received from https://creativecommons.org/licenses/by-sa/4.0/



The parameters of the normal distribution can be different for each country and for each society

Source: Wikipedia

- Observe that "bad" and "stupid" people are in every country and in every society, but in different countries can be in different proportions
- ☐ In particular, the stronger totalitarian and longer-lasting totalitarian a country is, the more heavily manipulated the society of that country is and the more the mean value of the normal distribution shifts towards "evil" and "stupidity"
- Actual supporters of totalitarian regimes are usually people who are "bad" or bemused by totalitarian propaganda
- □ It is a common knowledge that one can influence people, their thinking and their characteristics
- Let us observe:
 - how important the role of free access to information and "real" education is, and
 - how disastrous is the lack of free access to information and propaganda instead of "real" education and information

Let us act on the side of good

- □ As people belonging to the best educated part of our societies, let us not only be well educated, but also "good" and "wise".
- Let us be on the side of good in this war between good and evil.
- Let's not wait for someone to win this war for us.
- Let us actively work against evil and do good in all the most effective and efficient ways available to us.
- Let us work for respecting the humanistic and ecological values, and for human rights, democracy, self-governance, fair division of welfare, nature protection, etc.
- □ Let us inform and educate people.
- □ As scientists and engineers: let us create "green" cyber-physical systems.
- □ How to recover from the environmental disaster?

EUROPE Recognizes the CLIMATE and POLUTION CRISIS and starts to take serious measures

EU President **Ursula von der Leyen** unveiled Europe's "**Green Deal**" plan to fight the crises on Dec. 11, 2019



It represents a stepwise incremental approach to solve the problems

How to recover from the disaster?

- The agreed in July 2020 Next Generation EU fund of €750 billion to recover from the crisis caused by the COVID-19 pandemics will be added to the regular EU budget for 2021–2027 to result in approximately €1824.3 billion
- As much as 30% of the total amount will be devoted to the climate and environment in compliance with the Paris Climate Agreement
- □ US also came back to the Paris Climate Agreement and devoted substantial funds to the climate and environment, and many other countries follow
- □ To recover from the disaster, a model of a well regulated and controlled effective and efficient system has to be applied to all kinds of systems, collaboration chains and related flows, implementing:
 - regenerative, circular and more local economy and
 - global ecology
- □ In particular, this applies to collaboration chains and related material and information flows in CPS and IoT
- □ What is circular regenerative economy?

Traditional versus Circular Regenerative economy

- Traditional economy is characterised by assumption of unlimited growth; competition; intensive exploitation of and fighting for non-renewable scarce resources; and short-term profit maximalization, without taking care of the negative long-term economic, social and ecological consequences
- □ Traditional economy uses linear model: take scarce resources make use dispose waste; it did not pay the actual costs of inefficient resource usage and of the pollution and destruction it made
- □ Circular regenerative economy is a systemic approach that aims to benefit all: business, society and environment, through:
 - quality-based growth, collaboration and partnership;
 - increasing use of renewable resources, resource sharing and gradually limiting the use of finite resources:
 - introducing biological cycles to regenerate living systems and technical cycles implementing product repair, reuse, sharing, remake, and recycling; and this way minimizing the use of scarce resources and regenerating the environment

Innovate applying circular economy and quality-driven design

- ☐ The principles of the circular regenerative economy are derived from the same source as the principles of my paradigms of life-inspired systems and quality-driven design
- They are derived from the observation of nature, and especially of structures and operations of living organisms, their populations and ecosystems that have demonstrated to effectively, efficiently and robustly work for many millions of years, and are a great source of inspiration
- □ Therefore, in relation to technical systems the principles of the circular regenerative economy repeat the main principles of the paradigms of life-inspired systems and quality-driven design proposed by me more than 20 years ago
- □ Implementation of the circular regenerative economy will require many breakthrough innovations of processes and products
- All those innovations will have to be designed and implemented
- When designing and implementing the innovative processes and products the methodologies of circular regenerative economy and quality-driven design should be used

We have to recover from this disaster ASAP

- □ Innovations exploiting modern CPS and IoT technologies, circular regenerative economy and quality-driven design can significantly improve systems used by us or that we are part of
- □ Significantly improve does not mean to completely solve the environmental crises
- □ For this, the unnecessary and inefficient consumption has to be eliminated and all social systems have to be re-organized and made much more efficient
- □ The principles of circular regenerative economy and the quality-driven design methodology should be used to develop high-quality collaborating cyber-physical systems
- ☐ In these systems the sophisticated intelligent cyber systems (controllers) will be tightly integrated with the intelligently controlled and optimized physical, social and life systems
- □ This way, we have a great chance to much better control and optimize the social, physical and life systems than we did it till now
- ☐ This way, we can create green cyber-physical systems

- □ According to https://www.energuide.be, the average energy consumption and CO₂ footprint of a contemporary computer are the following:
 - desktop (basic peripherals included): 200 W/hour in work mode; used for 8h a day consumes 600 kWh and emits 175 kg of CO₂ per year,
 - laptop: 50 and 100 W/hour in work mode; used for 8h a day consumes between 150 and 300 kWh and emits between 44 and 88 kg of CO₂ per year,
 - in stand-by mode: the consumption/emission of both decrease to a third of the above.
- □ For microcontrollers (MCUs) and MPSoCs used in CPS, the story is much more complicated
- □ For them, the actual energy consumed depends on very many factors
- □ It is difficult to speak about an average energy consumption even for a given single MCU or MPSoC, because the energy consumption very much depends on the actual use and working conditions
- □ The power consumed by MCU or MPSoC grows with operating frequency, temperature, supply voltage and signal activity

- Moreover, modern MCUs and MPSoCs often have several different active and energy saving modes (e. g. sleep, deep sleep, standby, etc.) and use the frequency and voltage scaling
- □ Finally, different MCUs and MPSoCs may have very different energy consumption characteristics, dependent on their architectures and implementation technologies, which in turn depend on the purposes/application fields which a given MCU or MPSoC is supposed to serve
- □ A simple ultra-low-power MCU for wearables can run in its active mode at much under 1W
- A complex MPSoC for automotive may use hundreds of Watts
- □ However, this is only a small part of the whole story
- □ The environmental footprint of cyber systems in CPS depends not only the embedded processors and their use, but on the usage of fog and cloud computers, and of the communication among all the computers as well





Figure 2. Estimated global data electricity use by data center type, 2010 and 2018. Source: Masanet et al. 2020.

- □ In 2018 global data centers consumed approximately 205TWh, what is more than the electric energy consumption of a medium country
- □ It represents 1% of global electric energy use and 0.3% of global CO₂ emission

- □ Similarly, in 2019 global data transmission networks consumed around 250 TWh or somewhat more than 1% of global electric energy use, what corresponds to more than 0.3% of global CO₂ emission
- □ The demand for data center and network services is exponentially increasing.
- Between the 2019 and 2025, the number of IoT connections is expected to grow from 12 billion to 25 billion (https://www.gsma.com/mobileeconomy/wp-content/uploads/2020/03/GSMA MobileEconomy2020 Global.pdf)
- □ To manage the environmental footprint of the CPS cyber systems, the exponential growth of CPS and IoT has to be compensated by efficient IoT organization and continuous energy efficiency improvements of embedded processors and MPSoCs, servers and storage devices, network processors and their software
- □ However, this is still only a small part of the whole story
- □ The environmental footprint of cyber systems depends not only on their use, but on their whole life cycle, including design, manufacturing, usage and disposal

Environmental footprint of cyber-physical systems

General Model of Cyber-Physical System



Environmental footprint of CPS

- □ The physical subsystem of CPS (implementing the controlled physical process) usually involves much larger material structures and flows, and several times more energy than the cyber subsystem (controller)
- □ The environmental and other effects are usually much larger from usage of the modern CPS and IoT technology to intelligently control and optimize the physical, social and life systems than from making green only the cyber systems
- □ We should make green the physical, social and life systems, as well as the cyber systems controlling them and the IoT connecting the collaborating CPS
- □ The environmental footprint of CPS and IoT depends on the whole CPS and IoT life cycle involving the CPS and IoT design, manufacturing, usage and disposal
- Manufacturing usually includes installation, testing and validation
- Usage often involves maintenance, repair and enhancement
- Let's start with IoT

Distribution of intelligence, computing resources, services and workloads in the IoT chierarchy

- □ To transform the big data from multiple sensors to the information being directly used for decisions, while satisfying the stringent requirements of the modern mobile systems, a careful distribution of information delivery and computation services among the different layers of IoT is needed
- □ For many reasons of primary importance, as:
 - real-time availability of local information
 - guaranteed real-time reaction
 - privacy, security, safety, reliability
 - minimization of energy used, communication traffic, costs, etc.

a majority of computing and decision making related to advanced CPS should be performed locally in the IoT edge devices, in collaboration among various local IoT edge devices or just above the edge nodes, and not in the higher levels of fog or in cloud

- □ The higher levels of fog and cloud should only be asked for services if:
 - necessary information or computing resources are not available locally, and
 - reaction-time, security, safety, etc. allow for this

Distribution of intelligence, computing resources, services and workloads in the IoT chierarchy

- □ This requires implementation of advanced intelligent computations and sophisticated powerful embedded computing technology:
 - directly in the IoT edge devices related to the (complex) sensors and actuators, or
 - just above the edge nodes, where the information from different sensors can be combined and based on the combined information the control decisions can be taken and subsequently actuated
- Sophisticated and powerful edge computing has to be used requiring advanced intelligence, processing power and communication capabilities to be pushed towards the edge-nodes of IoT, where the data originate and information is used (i. e. to sensors, controllers and actuators)
- □ A very good example of the edge computing necessity is the **local** vehicle-to-vehicle and -infrastructure communication and collaboration necessary for autonomous driving
- □ In consequence, the IoT for advanced CPS will be substantially different than Internet for other traditional targets

Edge Computing, Intelligent Sensors, Edge AI and Edge ML

- □ This is the reason why Edge Computing, and specifically, intelligent sensors and actuators, as well as edge Artificial Intelligence (edge AI) and edge Machine Learning (edge ML) became very relevant and hot R&D topics recently
- Artificial intelligence (AI) is intelligence demonstrated by organized systems (e.g. machines), in contrast to "natural" intelligence demonstrated by organic systems (e.g. humans or animals)
- An intelligent system is a system that shows a goal-directed behavior
- □ AI system is a system that analyses the problem, and based on the analysis results, takes actions that maximize the chances of success to achieve the goal
- Machine learning (ML) is a learning implemented in machines through developing methods and algorithms that can "learn", in the sense of being trained on some set of data, discovering the structure in data, or optimizing own performance for some set of problems through interacting with environment and processing feedback from the environment

Edge AI and Edge ML

- Usually, based on the training data machine learning methods/algorithms build/train a model which is then used to process additional data to make decisions or predictions
- Machine learning system is an organized system that implements one or more machine learning methods/algorithms
- Several types of learning approaches and models are known
- □ Depending on the nature of the input data and feedback used for learning the following three main machine learning approaches can be distinguished: supervised learning, unsupervised learning and reinforcement learning
- Supervised Learning:
 - the training data consists of sample inputs and the desired output for each sample input
 - the learning goal is to build/train a model that implements a general rule (function) that maps inputs to outputs

Edge AI and Edge ML

Unsupervised Learning:

- the training data consists of only inputs and no information on the desired outputs is given to the learning algorithm
- the learning goal is to discover structure/patterns in the data (such as clustering, partitioning or other grouping) through finding and reacting to commonalities and differences in the data in order to react to new data based on the discovered structure and commonalities/differences


Reinforcement Learning:

- it does not need explicit training data (as e.g. some sample inputs and the desired outputs for the inputs);
- it learns the optimal behaviour through interacting with its environment in which it
 has to achieve a certain goal (e.g. autonomously driving a car, planning an efficient
 and safe path for a robot, etc.) and observing how the environment responds to its
 actions;
- it does it through rewarding desired actions and punishing non-desired once to discover the sequence of actions that maximize the cumulative reward that is usually expressed by a value function that defines the cumulative reward as a sum of the award of being in a certain state and the expected future award to be collected from that state further

Edge AI and Edge ML

- Although reinforcement learning methods/algorithms can be model-based or model-free (i.e. they can work without building an explicit model of the environment), a vast majority of ML methods/algorithms use various models, such as: artificial neural networks, support-vector machines, decision trees, belief networks, etc.
- □ In CPS and IoT, Machine Learning is used for a wide variety of important tasks, such as:
 - video and image processing
 - computer vision
 - speech processing and recognition
 - object (e.g. human, animal, car etc.) motion prediction
 - robot or vehicle path planning
 - and many more
- Machine Learning (ML) can be seen as a part of Artificial Intelligence (AI), although some researchers argue that they only have a large common part

Edge ML and Artificial Neural Networks (ANNs)




- ANN is a ML model involving nodes called neurons which are connected with edges called synapses that serve to transfer signals between neurons
- □ A neuron processes the received signals, when computing a non-linear function of the sum of its inputs, and then sends a signal to neurons to which its output is connected
- Neurons are organized into layers that may perform different transformations on their inputs
- Neurons and edges have weights that adjust during the learning process, and this way change the strength of the signals at a corresponding connections
- Neurons may also have a threshold, so that the signal is only sent from a given neuron if the aggregate signal of the neuron is higher than the threshold value

Edge ML and Deep Learning (DL)


- □ The spectacular progress in the nano-dimension semiconductor technologies in the recent 10 years resulted in:
 - ability to implement much larger and more complex neural networks on a chip and
 - availability of powerful processing technology that makes it possible to efficiently use large data sets to train the networks
- In the recent 10 years the neural networks and related fields are undergoing a reincarnation in the form of the so called "deep learning"
- Deep learning refers to machine learning using complex ANNs with "multiple layers of nonlinear processing units and supervised or unsupervised learning of feature representations in each layer, with the layers forming a hierarchy from low-level to high-level features." (Wikipedia)
- Specifically, in 2015 several specific computing platforms for multi-layer Convolutional Neural Networks (CNNs) called Deep Neural Networks (DNN) have been developed, by Cognivue: G2-APEX IP High Performance Image Cognition Processor Core, Qualcomm: Zeroth cognitive processor, Nvidia: Drive PX, Synopsys: DesignWare EV Processors, and by some other companies

Convolutional Neural Networks (CNNs) and Deep Learning (DL)

 CNN is type of ANN in which neurons mainly compute convolutions on their input data



□ CNN with several hidden layers is called a deep CNN (DNN)




- □ The interest in Machine (Deep) Learning and Artificial Intelligence is rapidly increasing (Research and Markets predicts that AI in IoT will reach a value of \$14,8 billion by 2026)
- ML and AI technologies belong to main contributors to modern CPS and IoT, but they are also expected to substantially contribute to the solution of the environmental crises
- □ In the last two years many different new Edge computing platforms and accelerators for Deep Learning, other learning and other AI have been developed
- Synaptics developed Katana ultra-low power Edge AI SoC for a wide range of energy constrained IoT applications (e.g. sensors and edge devices in offices, factories, warehouses, robotics, farms, smart homes and cities, etc.)
- Katana has a heterogenous hexa-core architecture, with each core optimized for specific set of tasks, such as ANN image processing, audio/voice processing, control, etc. Its power efficiency mainly results from the combination of efficient specialized cores, sophisticated dynamic voltage and frequency scaling mechanism, and efficient (model) development and optimization tools.

- □ Silicon Labs implemented a low power AI/ML accelerator in the BG24 and MG24 Gecko wireless SoCs for IoT applications, such as such as medical, industrial, and smart home and town.
- □ It can speed up IoT AI/ML workloads up to four times with a resulting six-fold power savings compared to Cortex-M33, what makes BG24 and MG24 suitable for battery-operating IoT devices
- □ GreenWaves developed Gap9 ultra-low power neural network Edge processor suitable for battery-powered devices and optimized for advanced audio. The total power consumption for Gap9 can be as low as 1.8 mW
- quadric developed q16 processor implementing "Quadric architecture" being a general-purpose neural processing unit (GPNPU). Quadric's GPNPU architecture is claimed to be appropriate for a wide range of processing (including ML, general-purpose control, and signal processing) and delivering a high performance for both ML inference and conventional signal processing, as e.g. for computer vision
- Quadric announced that it starts marketing its edge AI processor architecture as a licensable intellectual property (IP).

- ☐ Intuitive developed NU4000 high-performance heterogeneous multi-core SOC for robots, drones, VR/AR, etc. that involves a. o. a high-quality 3D depth engine, SLAM accelerators, strong Computer Vision engine and deep-learning CNN processor
- □ It is a powerful imaging, vision and AI computing platform with total performance exceeding 8 TOPS
- □ The CNN processor provides above 2 Terra OPS, and it enables processing of large deep CNNs (e.g. VGG16) at the rate of 40 frames (ROIs) per seconds at ~10 times less power than equivalent GPU, DSP or FPGA based processing
- □ For deep-learning with advanced CNN models the Synopsys DesignWare® ARC® EV processor IP is used in NU4000
- Synopsys DesignWare ARC NPX Neural Processor IP family provides a high-performance, power- and area-efficient IP solution for applications requiring AI supported computer vision (e.g. for object detection, scene segmentation, image quality improvement), and for broader range of applications (e.g. audio, natural language processing, etc.)

- The NPX6 NPU IP architecture is based on individual cores that can scale from 4K MACs to 96K MACs for a single AI engine performance of over 250 TOPS and over 440 TOPS with sparsity
- The IP includes hardware and software support for multi-NPU clusters of up to 8 NPUs achieving 3500 TOPS with sparsity
- An optional tensor floating point unit is available for applications benefiting from BF16 or FP16 inside the neural network.




Source: Synopsys

- CEVA's new NeuPro-M scalable heterogeneous high-performance AI processor architecture IP is focused on edge AI/ML applications where both the highperformance and power efficiency are of importance, such as automotive and other mobile systems, robotics, industrial IoT, etc.
- □ It achieves from 8 TOPS (with a single NPM engine) up to 160 TOPS (with 8 NPM engines) per core, and can reach above 1200 TOPS with multi-core instantiations, with a remarkable power efficiency of up to 24 TOPS/Watt
- ☐ It is accompanied by and CEVA Deep Neural Network (CDNN) development software including:
 - NeuPro-M system architecture planner for ANN deployment over NeuPro-M
 - ANN training optimizer


and


CDNN compiler



Source: CEVA

- □ NVIDIA introduces new Jetson AGX Orin System-on-Module (SoM) for powerful high-performance and energy-efficient AI/ML at the edge
- It is aimed at the most advanced applications requiring powerful embedded computing at the edge in such sectors as advanced medical devices, autonomous cars, autonomous delivery, logistics and factory robots, advanced UAVs, and other advanced autonomous systems, for highly demanding tasks of multi-sensor fusion, computer vision, motion prediction, path planning, natural language understanding, etc.
- Jetson AGX Orin delivers up to 200 TOPS AI performance, which is comparable to the performance of a GPU-based server, but has a size of only 100mm x 87mm and uses much less power (15 – 40 W)
- □ Jetson AGX Orin SoM is built around Orin SoC with Nvidia's GPU Ampere architecture with 1792 NVIDIA® CUDA® cores and 56 Tensor Cores in two Graphic Processing Clusters (GPCs), 8-core ARM Cortex-A78AE CPU, powerful HW deep learning accelerator (DLA) and vision accelerator (PVA), video encoder and video decoder
- □ High speed I/O and memory with 204 GB/s bandwidth make it possible to run multiple concurrent AI pipelines






Orin SoC Block Diagram

Jetson AGX Orin System-on-Module

Source: NVIDIA

- Mobileye introduces its EyeQ Ultra high-performance and low-power SoC aimed at autonomous vehicles and similar advanced applications
- □ EyeQ Ultra is fabricated in 5-nm process and delivers AI performance up to 176 TOPS at less than 100 W
- □ It has a very heterogeneous architecture involving several different types of cores tuned to different tasks involved in an L4 autonomous car, including:
 - 12 RISC-V CPU cores,
 - Arm GPU and VPU,
 - 4 types of Mobileye's proprietary accelerators involving 16 CNN accelerators, 8 CGRA-based cores, 16 VLIW/SIMD cores, and 24 barrel-threaded CPU cores,
 - video encoding/decoding cores, safety/security subsystem, two separate sensor subsystems: one camera-only, and the other one for radar and lidar, etc.
- □ Each of the two separate sensor subsystems can support a full operation, and this redundancy results in a more robust overall system.





Source: Mobileye, an Intel Company

- GrAI Matter Labs (Eindhoven, Paris, San Jose) is introducing GrAI VIP Edge AI SoC for high-performance and energy-efficient AI/ML at the edge, aimed at near-sensor AI/ML based solutions in robotics, industrial automation, AR/VR, Smart Homes, Infotainment in automobiles, etc.
- □ GrAI VIP SoC is based on GrAICore[™] neuron AI engine, and involves embedded ARM processors, and interfaces to be connected to a multitude of sensors (e.g. vision, sound, pressure, etc.) to enable Life-Ready AI
- □ GrAI VIP SoC is manufactured in 12nm TSMC process and has a 8mmx8mm compact package with memory included
- It can can execute complex AI applications based on advanced DNNs, such as ResNet-50, EfficientNet, SSD, Yolo, Unet, etc. with very low inference latencies (only few ms for ResNet-50) and low-power (< 0,5 W for ResNet-50)
- □ GrAIFlow[™] SDK provides a complete toolkit to conceptualize, visualize, test, debug, and iterate user applications



GrAI VIP SoC

Source: GrAI Matter Labs

- □ Very many new Edge Computing Platforms for ML/AI have been developed recently, and the above discussed constitute only a subset of them
- ☐ There is no one computing platform that fits all applications
- □ Different AI/ML computing platforms with different performance, energy usage, size etc. are needed for different CPS and IoT applications having their different characteristics and different requirements
- □ For Edge Computing it is necessary to realize the required computations when guaranteeing the required performance at the minimum possible energy used
- □ Nevertheless, the platforms have much in common
- □ All the computing platforms for Edge AI/ML are heterogeneous and implement massive parallelism

What can be the future in Computing Platforms for ML and AI?

- Companies will introduce their next-generation more powerful platforms
- □ For example: Nvidia is introducing its Orin SoC, but it already announced its next-generation much more powerful Drive Atlan that is expected to process AI/ML loads with 1000 TOPS.
- □ European Processor Initiative (EPI) will perhaps propose some solutions, as EPI aims a.o. at Accelerator Processors and Edge Systems?
- □ More energy efficient implementation technologies will be used
- □ For example: The StorAIge project led by STMicroelectronics aims to develop and industrialize the FD-SOI 28nm process and a very efficient embedded Phase Change Memory (ePCM), what will enable high-performance and ultra-low power SoCs for Edge AI (the tearget is 10 TOPS/W)
- □ Other examples can be analog implementation and in-memory computing (e.g. DIANA chip from Dutch AI startup Axelera, Eindhoven), use of photonic IC technology, etc.
- □ Development and use of a more efficient "neuromorphic" computing that will much better mimic the biological brain processes than the currently used neural networks
- etc.

Main IoT Networking Technologies and Standards

- □ As earlier explained: the IoT for advanced CPS will be substantially different than Internet for other traditional targets
- Specifically, due to different application requirements in relation to connectivity (data rate, latency, etc.), deployment area, number of connected devices, energy consumption, safety, security, reliability, cost, etc. different networking technologies, standards and protocols will be used
- □ The following two kinds of IoT applications are distinguished in relation to two distinct areas of the requirement spectrum: Massive IoT and Critical IoT
- Massive IoT refers to applications that require a huge number (from thousands to milliards) of low-cost and low-energy devices often in remote locations, each generating a small number of (regularly) reported data, and that have relatively low throughput and latency requirements:
 - Aim: to efficiently transmit small amounts of data from the huge number of devices
 - Key requirements: sufficient network capacity, scalability, security and availability, wide and strong coverage, (ultra) low-power/energy, low cost
 - Example Applications: smart metering, smart building/city, smart grid, asset tracking, fleet management, wearables and part of e-health, process monitoring and optimization in indystry, environmental monitoring, climate monitoring and livestock tracking in agriculture, etc.

 77

Main IoT Networking Technologies and Standards

- Critical IoT refers to time- and safety-critical applications that demand data delivery within a specified time and with required guarantees, and that usually involve fewer (up to thousands) complex costly devices, each generating/receiving large amount of data with high throughput and low latency requirements, and that have to withstand harsh/remote environments, as well as security threats and attacks:
 - Aim: to guarantee efficient transmission of large amount of data with high throughput and low latency in harsh environment and while facing security threats and attacks
 - Key Requirements: guaranteed high-bandwidth, low-latency, and very high security, safety, reliability, and availability, at low energy and acceptable cost
 - Example Applications: Autonomous Vehicles and V2X, UAVs, Robotics, Industry 4.0, telemedicine, VR/AR/MR applications, traffic and flight control and safety, critical part of smart city, etc.
- □ For massive IoT applications requiring:
 - low-power, wide area connectivity, security and availability, cellular network standards LTE-M and NB-IoT can be used
 - very low power from the device to send/receive data, very many connected devices/large area and lower cost, some LPWANs, as LoRa or Sigfox, can be used

Main IoT Networking Technologies and Standards

- For home appliances and similar consumer devices and applications WiFi, Bluetooth, Thread or Zigbee can be a satisfactory and low-cost solution, and the recently introduced Matter uses a combination of WiFi, Bluetooth Low Energy and Thread to enable devices and applications interoperability
- □ From the above it is clear that 5G is not always required and not always the best option for IoT
- □ However, 5G is indispensable for Critical IoT, as it provides Network Slicing, and much higher bandwidth, lower latency, lower power consumption, and higher safety, security and reliability than 4G
- Using Network Slicing the service provider can devote a part of the 5G radio spectrum to run a separate private wireless network for a company, or an NB-IoT massive service connecting thousands of sensors, or to enable higher bandwidth and lower latency for some highly demanding applications as autonomous vehicles or UAVs
- □ Allied Market Research reported that the global market of 5G infrastructure industry was \$2.06 billion in 2020, and the market will grow to \$83.62 billion by 2030, at a CAGR of 45.3 percent between 2021 and 2030

Quality-driven design approach


- ☐ To develop green collaborating CPS the principles of circular regenerative economy and the quality-driven design methodology should be used
- □ System design is a definition of the required quality, i. e. a satisfactory answer to the following two questions:
 - What new (or modified) quality is required?
 and
 - How can it be achieved?
- Intuitively we feel that quality is here used in the sense of the totality of the (important) features the system has
- So, system design should define:
 - What is the required totality of the (important) system features?
 and
 - How to realize a system that has these all features?
- In other words:
 - What process must be realized in a certain system and what structural and parametric features must have the system?
 - How can we build a system that will be able to realize this process and will have the required structural and parametric features?

Quality

- □ Actually, what is quality?
- □ The most used and cited definitions of quality:
 - fitness for use (Juran)
 - conformance to requirements (*Crosby*)
 - quality is meeting the customers' expectations at a price they can afford (*Deming*)
 - the loss of quality is the loss a product causes to society after being shipped, other than any losses caused by its intrinsic functions (*Taguchi*)
 - the totality of features and characteristics of a product or service that bear on its ability to satisfy given needs (American Society for Quality Control)
 - the totality of features and characteristics of a product or service that bear on its ability to satisfy stated or implied needs (ISO8402: Quality Vocabulary Part 1)

Problems with the existing definitions of quality

they focus exclusively on a product being designed, while the original problem is solved by designing, fabrication, usage and disposing of the system



Quality cannot be limited to the system itself, but it must account for the complete problem solution, related to complete system life-cycle

Problems with the existing definitions of quality


- none of these definitions is precise enough to enable the systematic consideration, measurement and comparison of quality
- the assumption of perfectly known and inviolable customer's requirements is not acceptable, because the customer may specify the requirements poorly and such requirements may result in system which will create danger, damage environment or squander scarce resources
- engineered systems solve certain real-life problems, serve certain purposes they are purposive systems
- quality of a purposive system can only be defined in relation to its purpose

New quality definition proposed by me 20 years ago


Quality of a purposive systemic solution is its **total effectiveness and efficiency** in solving of the real-life problem that defines the solution's purpose

Effectiveness = the degree to which a solution attains its goals
 Efficiency = the degree to which a solution uses resources in order to realize its aims
 Effectiveness and efficiency of a systemic solution together decide its grade of excellence - their aggregation expresses quality
 Effectiveness and efficiency can be expressed in terms of measurable parameters, and in this way, quality can be modeled and measured
 In particular, the quality can be modeled in the form of multi-objective decision models involving measurable design parameters
 The multi-objective decision models and design parameter estimators enable application of the multi-objective decision methods for construction,

improvement and selection of the most promising solutions



Interactions and trade-offs between various parts and aspects of the total systemic solution



Interactions of a design project with its context

- Design does not concern the reality as it is, but as it will possibly be realized
- Quality recognition and formulation, i.e. recognition of the problem, as well as of the nature of its solution are *subjective* to a high degree
- The contemporary system design problems are complex, multiaspectual, dynamic, and ill-structured:
 - there is no definitive formulation of the problem,
 - any problem formulation may be inconsistent,
 - formulations of the problem are solution dependent,
 - proposing and considering solutions is a means for understanding the problem, and
 - there is no definitive solution to the problem

- The complex design problems are ill-defined
- It is very difficult to find precise relations between various aspects of the system effectiveness and between the different forms of energy and matter used to attain the system's aim, and even more difficult to express them as one uniform measure
- There are trade-offs as well between effectiveness and efficiency as among different their aspects
- The required quality or its perception can change in time



quality cannot be well defined, but it can and should be modelled

Quality-driven Design - Design models

- □ Well-structured models of the required/delivered quality can serve to:
 - conceptualize, denote, analyse and communicate the customer's and designer's ideas
 - show that the requirements and designs are meaningful and correct
 - guide the design process
 - enable the explicit and well-organized design decision making
 - > enable design automation
 - > etc.

Quality-driven Design: Design problem-solving using models

- ☐ Since the system design problems are:
 - complex;
 - multi-aspect;
 - ill-defined,

to solve them, all human concepts for dealing with complexity, diversity and ill-structure have to be applied:

- abstraction;
- separation of concerns;
- decomposition and composition;
- generalization and specialization;
- modelling;
- simulation;
- prototyping;
-
- A design problem has to be converted into a system of simpler subproblems
- The solution to the original problem can then be achieved by solving the sub-problems and composing the sub-problem solutions into an aggregate solution

Quality-driven Design: Design problem-solving using models

- The problem decomposition and design modelling are to some degree subjective
- The design decision processes are also to some degree subjective, as they are influenced by the designers' value systems, feelings, believes, intuition etc.
- ☐ The design problem solving activity is performed under uncertainty, inaccuracy, imprecision and risk conditions, and in a dynamic environment



System design has to be an evolutionary process in which analysis and modelling of problems; proposing their solutions; analysis, testing and validation of the proposals; learning and adapting are very important

Main concepts of the quality-driven design

- ☐ Designing *top-quality systems is the aim* of a design process
- Quality is modelled and measured (in particular, in the form of the multiobjective decision models) to enable invention and selection of the best alternatives and quality improvement
- □ Quality models are considered to be heuristics for setting and controlling the course of design
- The design process is evolutionary and it basically consists of:
 - constructing the tentative quality models,
 - using them for constructing, improving and selecting of the tentative solutions,
 - analysing and estimating them directly and through analysis of the resulting solutions,
 - improving the models, and using them again to get improved solutions, etc.

Quality-driven Design: Limiting the design subjectivity

	ne of the	main aims of	f using the we	ll-defined qualit	ry models in d	design is:
--	-----------	---------------------	----------------	-------------------	----------------	------------

Limiting the scope of subjective design decision making and enlarging the scope of reasoning-based decision making with clear and welldefined rational procedures which can be computerized

- Too much subjectivity in design may result in solutions that either do not solve the actual real-life problem or do not do it in a satisfactory manner
- Limiting the design subjectivity in an appropriate manner, when enabling the creativity exploitation at the same time, is necessary to arrive at the high-quality designs
- ☐ The main means for limiting the design subjectivity is the design space exploration (DSE) with usage of the well-structured quality models

Quality-driven Design: Limiting the design subjectivity

- **Exploration** of the abstract models of the required quality and more concrete solutions obtained with these models:
 - gives much and more objective information on the design problem, its possible and preferred solutions, and various models used in this process
 - > enhances exploitation of the designer's imagination, creativity, knowledge and experience
- Other important means for limiting the design subjectivity and for increasing quality this way include:
 - > appropriately organised team-work
 - benchmarking and comparison with both own previous designs and designs of competition
 - design analysis and validation
 - design reuse
 - > government and branch regulations and standards

Quality-driven Design: Government regulations and standards

- □ Adequate government and branch regulations and standards are of primary importance for bringing into effect the green systems and green economy
- ☐ Regulations and standards specify what is allowed or standard, and what is not
- ☐ They constitute general constraints for the industry and system designers that have to be satisfied by their designs, products and services
- Of course, particular systemic solutions satisfying these general constraints can still be very different, better or worse for the environment, but all systemic solutions have to satisfy the minimum required by the regulations and standards
- Remember that the decisions made by companies and governments that caused the environmental destruction were mainly driven by short-term profit, without accounting for long-term consequences
- ☐ It would be naïve to expect that all companies and individuals will suddenly become environment-friendly without adequate regulations pressing them to do so

Quality-driven Design - Design requirements

- ☐ The general model of the required system's quality is represented by the system (design) requirements
- □ System requirements can only be treated as a non-perfect and tentative model of the required quality
- Requirements and solutions obtained with their use are *subject to design and change*
- ☐ They should be confronted with the actual up-to-date needs many times during the design process, and replaced or modified, if necessary
- Design requirements model the design problem at a hand through imposition of constraints and objectives in relation to the acceptable or preferred problem solutions
- ☐ It is possible to distinguish **three sorts of requirements:**
 - > functional,
 - > structural, and
 - > parametric


Quality-driven Design - Design requirements

- All the three sorts of **requirements impose** *limits on the structure of a* **required solution**, but they do it in different ways
- ☐ The **structural requirements** define the acceptable or preferred solution structures directly, by limiting them to a certain class or imposing a preference relation on them
- ☐ The *parametric requirements* define the structures indirectly, by requiring that the structure has such physical, economic or other properties (described by values of some parameters) as fulfil given constraints and satisfy stated objectives
- ☐ The **functional requirements** also define the structures indirectly, by requiring the structure to expose a certain externally observable behaviour that realizes the required behaviour

Quality-driven design space exploration (DSE)


- System design is an evolutionary quality engineering process in which the concepts of analysing and modelling problems, proposing their solutions, analysing and testing the proposals, learning and adapting are very important
- It **starts** with an **abstract**, and possibly **incomplete**, **imprecise**, and **contradictory**, **initial quality model** (initial requirements)
- ☐ It tries to **transform** the initial model into a **concrete**, **precise**, **complete**, **coherent and directly implementable final quality model**
- ☐ Usually, the initial abstract model mostly involves some *behavioural and parametric characteristics* and to a lesser extend the structure definition
- ☐ The **final model** defines the **system's structure explicitly**
- ☐ This structure supports the system's required behaviour and satisfies the parametric requirements

Generic model of the quality-driven design space exploration



Generic model of the quality-driven design space exploration

- ☐ The quality-driven design space exploration basically consists of the alternating phases of:
 - exploration of the space of abstract models of the required quality
 and
 - exploration of the space of the more concrete issue's solutions obtained with the chosen quality models



Quality-driven design space exploration

- In result of the design space exploration, the considered system is defined as an appropriate decomposition into a network of sub-systems
- Each sub-system solves a certain sub-problem
- □ All *sub-systems cooperating together solve the system design problem* by exposing the external *aggregate behaviour and characteristics* which *match the required behaviour and characteristics*
- The design process breaks down a complex system defined in abstract and non-precise terms into a structure of cooperating sub-systems defined in more concrete and precise terms, which are in turn further broken down to the simpler sub-systems that can be directly implemented with the elements and sub-systems at the designer's disposal

Conclusion

- Systemic drawbacks of the traditional economy and cumulation of bad decisions made by numerous governments and companies without accounting for longterm consequences resulted in the huge global environmental disaster
- □ To recover from the environmental disaster and further develop:
 - a model of a well regulated and controlled effective and efficient system should be applied to all kinds of systems, collaboration chains and related flows
 - modern CPS and IoT technologies should be used to much better control and optimize the social, physical and life systems than till now
 - methodologies of circular regenerative economy and quality-driven design should be used to design the systems
- Innovations exploiting modern CPS and IoT technologies, circular regenerative economy and quality-driven design can significantly improve systems used by us or that we are part of
- In this CPS&IoT Summer School you will have a unique occasion to be informed on and to discuss the most recent European R&D developments in CPS and IoT







Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18





EU EXASCALE HPC STRATEGY

- March 2017, Rome: EC launched the EuroHPC declaration
- November 2018, EuroHPC Joint Undertaking, a 1 billion Euro joint initiative between the EU and European countries to develop a World Class Supercomputing Ecosystem in Europe
- 13.7.2021.: EU Council established new EuroHPC JU
 - the 27 Member States, 6 other countries, 2 Private Members
 - €7 billion investment



Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18 $\,$





EUROHPC JU AMBITIOUS MISSION

Supercomputers

reaching the next frontier of high-performance computing: the acquisition of exascale supercomputers

Interconnectivity

 interconnection through terabit networks of this supercomputing infrastructure, as well as in allowing access from the cloud to a large number of public and private users from anywhere in Europe

Applications for life

further development of novel scientific and industrial applications

Skills and engagement with business

 increased investment in skills, education and training in the use of HPC, co-investment with industry in the acquisition of dedicated systems and in the development of large-scale industrial applications, creation of HPC Centres of Excellence

Technology activities

the development of high-end European technologies, for example in the European Processor Initiative (EPI)

Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18





DRIVERS OF THE EPI PROPOSAL

Societal challenges

- Climate change
- Cybersecurity
- Increasing energy needs
- Intensifying global competition
- Aging population
- Sovereignty (data, economical, embargo)



 $Image: \ https://www.compbiomed.eu/services/software-hub/\\$

Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18





Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18



EPI PARTNERS































































Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18

EPI OBJECTIVES

- Overall: Develop a complete EU designed high-end microprocessor, addressing
 Supercomputing and edge-HPC segments
- Short-term objective
 - supply the EU-designed microprocessor to empower the future Exascale machines
- Long-term objective
 - Europe needs a sovereign access to high-performance, low-power microprocessors, from IP to products
 - contribute to the emergence of Risc-V as an open alternative to proprietary chip standards
 - enable the emergence of an EU high-end processor industry (Arm & Risc-V based) that will have long term benefits




Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18



THE EPI TECHNOLOGY: COMMON PLATFORM

Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18





THE EPI TECHNOLOGY: ACCELERATORS

Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18




TOP10 (GREEN) OVER THE LAST 10 YEARS

	2009 – Nov.	2014 - Nov.	2020 - Nov.	2021 - Nov.
CPU only	9	5	2	0
CPU + ACC.	1	5	8	10

Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18

European Processor Initiative

EPAC - RISC-V ACCELERATOR FOUNDATIONS



Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18




EPAC1.0

- EPAC test chip combines several accelerator technologies specialized for different application areas:
 - four vector processing micro-tiles (VPU) composed of an Avispado RISC-V core designed by SemiDynamics and a vector processing unit designed by Barcelona Supercomputing Center and the University of Zagreb
 - Home Node and L2 cache, designed respectively by Chalmers and FORTH
 - two additional accelerators:
 - the Stencil and Tensor accelerator (STX) designed by Fraunhofer IIS, ITWM and ETH Zürich
 - variable precision processor (VRP) by CEA LIST
 - All accelerators on the chip are connected with a very high-speed network on chip and SERDES technology from EXTOLL.

Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18



EPAC 1.0






Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18

European Processor Initiative

AND THE "HELLO WORLD" IN EU LANGUAGES






Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18

EPAC BOARD SUPPORT FOR EARLY TECHNOLOGY ADOPTERS








EPI PHASE2

STRATEGIC GRANT AGREEMENT 2

Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18





RISC-V KVX FPGA emulator

EPAC V2.0 Platform

EPI2 ROADMAP

Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18

architecture definition

Menta FPGA chiplet architecture definition



EXPECTED OUTCOMES

- We expect, at the end of our second phase, to have
 - The first generation of our GPP validated & exposed to customers
 - The second generation of our GPP designed
 - Several flavours and versions of Risc-V accelerators developed and tested, for instance EPAC 1.5 & 2.0 test chips
- and, as indirect outcomes,
 - developed and validated systems that integrate that GPP into data centres
 - contributed to the emergence of Risc-V as an open alternative to proprietary chip standards
 - enabled the emergence of an EU high-end processor industry (Arm & Risc-V based) that will have long term benefits

Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18



EPI CONCLUSION


- Use of HPC and AI is cornerstone of successful address of societal and global challenges
- Future science, technologies and applications require processing of vast amount of data and there is a large need for efficient HPC
- HPC provides needed competitiveness for industry and society
- The expertise for developing high-end and complex processing units in Europe, after decades of disinvestment
- The European Processor Initiative aims to provide an EU HPC processor, accelerators and system/application design for exascale HPC systems in Europe and around the globe
- w www.european-processor-initiative.eu
- <u>@EuProcessor</u>
- in European Processor Initiative
- European Processor Initiative

Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18



UNIVERSITY OF ZAGREB

- Founded in 1669
- 29 Faculties, 3 Academies
- approx. 70,000 students
- 167 Undergraduate Programs
- 21 Integrated Programs
- 182 Graduate Programs
- 66 Doctoral Programs
- 146 Postgraduate Specialist Programs
- Studnets enrolled in the 1st year of study:11,500
- PhD degrees:400 / year





FACULTY OF ELECTRICAL ENGINEERING AND COMPUTING (FER)

- ~ 650 employees
- 12 departments
- 4000 students
- 450 PhD students
- Bachelor & Master Study Programs:
 - Electrical Engineering and Information Technology
 - Information and Communication Technology
 - Computing
- PhD Programs:
 - Electrical Engineering
 - Computing





HPC ARCHITECTURES AND APPLICATIONS RESEARCH CENTER @ FER

- GPP/Accelerator architecture
- FAUST
 - Risc-V VE pipelined vector FPU
 - Implemented in EPAC VPU
- Risc-V based accelerators
 - SA
- Imaging apps/optimizations
 - Bolt65
 - Jaguar



Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18



FAUST - RISC-V PIPELINED VECTOR FPU

- •Compliance with IEEE 754-2019 Standard
 - Only minor deviation
- •Supported all floating-point operations defined in RISC-V ISA
 - •RVV 1.0: all operations except reciprocal estimate operations

Floating-point formats

- •binary16 (half precision format)
- •binary32 (single precision format)
- •binary64 (double precision format)

Rounding modes

- •Round to nearest, ties to even
- •Round to nearest, ties to max magnitude
- Round to neRound up
- Round down
- •Round towards zero


•Supported all IEEE 754 status flags

- •Invalid operation
- Divide by zero
- Overflow
- •Underflow •Inexact
- ·Supported subnormal numbers

·Support for vector unit integration

- Masking support
- •Handshake interface for data flow control to and from the floating-point unit

Parameterized design: configurable architecture and pipeline stages




Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18



BOLT65

- Bolt65 is a HEVC/H.265 hardware/software suite
 - focus on Just-in-Time video processing
 - · constrainted by processing time
 - · clean room project created on FER UNIZG
 - consists of encoder, decoder, transcoder
- Portability
 - written in C++
 - compiled and executed on ARM and x86
 - can be compiled for Linux and Windows
 - · no external libraries used
- Optimizations
 - · Partially optimized for AVX, SVE, NEON
 - · Custom accelerator and GPU support





Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18

epi European Processor Initiative

JAGUAR

- Jaguar Imaging and AI Framework
 - 8/12-bit JPEG image codec
 - SW/HW accelerator kernels









Copyright © European Processor Initiative 2022. Universidad de Buenos Aires/2022 03 18



REAL CAR DRIVING DETECTION RESULTS



Blind spot detection area



Blind spot alert



Copyright © European Processor Initiative 2021. Review meeting

THANK YOU FOR YOUR ATTENTION



- 0

Copyright © European Processor Initiative 2021. CPS&IoT'2021

SS-CPS&IoT2022

Accelerator-Rich FPGA Architecture Exploration via a Programmable and Reconfigurable Overlay

Gianluca Bellochi¹, Daniel Madroñal², Alessandro Capotondi¹, Andrea Marongiu¹, Francesca Palumbo²

¹Università degli Studi di Modena e Reggio Emilia ²Università degli Studi di Sassari





This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826610. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Spain, Austria, Belgium, Czech Republic, France, Italy, Latvia, Netherlands.





AGENDA

- Introduction
- Methodology overview
- MDC tool
- OODK overlay
- 5 COMP4DRONES use case
- Conclusions




AGENDA


- Introduction
- Methodology overview
- 3 MDC tool
- 4 OODK overlay
 5 COMP4DRONES use case
 6 Conclusions



Accelerator-rich paradigm




 The "classic" set-up comprises a microcontroller unit (MCU) that is used for control and actuation



- Current paradigm envisions coupling a MCU with a companion computer
- Heterogeneous solutions (Nvidia Tegra TX2, Xilinx Zynq US+, ..) are increasingly used


Introduction

Accelerator-rich paradigm




Introduction

Accelerator-rich paradigm




Introduction

Accelerator-rich paradigm




Introduction

Accelerator-rich paradigm




Introduction

Accelerator-rich paradigm





Accelerator-rich paradigm



Introduction

Motivation

What has to be simplified?

- > System-Level Design
 - o Build and evaluate accelerator-rich systems
 - Expensive
 - Time-consuming

Introduction

Motivation

What has to be simplified?

- > System-Level Design
 - o Build and evaluate accelerator-rich systems
 - Expensive
 - ❖ Time-consuming
- ➤ Design Space Exploration (DSE)
 - o Key effects only manifest at system-level
 - o User knobs:
 - System optimization
 - ❖ Accelerator optimization

(4)

Introduction

Motivation

What has to be simplified?

- ➤ System-Level Design
 - o Build and evaluate accelerator-rich systems
 - Expensive
 - ❖ Time-consuming
- ➤ Design Space Exploration (DSE)
 - o Key effects only manifest at system-level
 - o User knobs:
 - System optimization
 - ❖ Accelerator optimization
- > Accelerator Design
 - o Multi-functionality support
 - o Multi working-point support

COMPADE ONES

Introduction Structure of the presentation



Structure of the presentation

Step 1:

Overview of the proposed methodology (How to build a whole FPGA-based system starting from a dataflow specification)



Structure of the presentation

Step 1:

Overview of the proposed methodology (How to build a whole FPGA-based system starting from a dataflow specification)

Step 2:

Accelerator definition and generation (MDC workflow)



Structure of the presentation

Step 1:

Overview of the proposed methodology (How to build a whole FPGA-based system starting from a dataflow specification)

Step 2:

Accelerator definition and generation (MDC workflow)

Step 3:

Overlay connection and usage from SW (OODK workflow)



AGENDA

- Introduction
- Methodology overview
- MDC tool
- 4 OODK overlay
 5 COMP4DRONES use case
 6 Conclusions



Methodology overview High-level outline

1) Dataflow specification 2) Datapath merging and wrapper generation 3) Build the system



Methodology overview

High-level outline

- 1) Dataflow specification 2) Datapath merging and wrapper generation 3) Build the system
 - **Prerequisites**

Dataflow applications

HDL components

Communication protocol



Methodology overview

High-level outline

- 1) Dataflow specification 2) Datapath merging and wrapper generation 3) Build the system
 - Prerequisites

 Dataflow applications

 HDL components

 Reconfigurable datapath generation

 Backend: HWPU wrapper generation

 Communication protocol




Methodology overview


High-level outline

- 1) Dataflow specification 2) Datapath merging and wrapper generation 3) Build the system
 - **Prerequisites MDC FPGA** overlay **Dataflow** applications Reconfigurable Backend: **Build the system:** HDL datapath **HWPU** wrapper Overlay + HWPUs components generation generation Communication protocol

Methodology overview FPGA overlay




Methodology overview HWPU accelerator wrapper




Methodology overview

HWPU accelerator wrapper



Methodology overview

HWPU accelerator wrapper




Methodology overview App modeling



Methodology overview

App modeling


Dataflow Models





- Directed graph of actors (functional units)
- Actors exchange tokens (data packets) through dedicated channels

Methodology overview

App modeling








Methodology overview









Methodology overview








SB	0	1	2
α	1	1	0
β	0	0	0
γ	Х	Х	1

Methodology overview


HW accelerator generation



HDL components library




hardware communication protocol (XML)





Methodology overview

HW accelerator integration






Methodology overview

System generation

A subset of the generable accelerator-rich systems



Agile system-level design and exploration methodology



AGENDA

- Introduction
- Methodology overview
- 3 MDC tool
- OODK overlay
- 5 COMP4DRONES use case6 Conclusions

MDC

What application are we using in this tutorial?

MDC

What application are we using in this tutorial?

Edge detection using different kernels

INPUT IMAGE



MDC


What application are we using in this tutorial?

Edge detection using different kernels





SOBEL



วด



What application are we using in this tutorial?

Edge detection using different kernels

INPUT IMAGE



SOBEL



ROBERTS



MDC Multi-Dataflow Composer concepts






PÁG





Multi-Dataflow Composer concepts



MDC design suite: https://github.com/mdc-suite









Multi-Dataflow Composer concepts

Baseline MDC Core

Structural Profiler

Power Manager

<u>Baseline MDC Core</u>: Datapath merging and CGR generation

MDC design suite: https://github.com/mdc-suite





W



Multi-Dataflow Composer concepts

Baseline MDC Core
Structural Profiler
Power Manager

<u>Baseline MDC Core</u>: Datapath merging and CGR generation

Structural Profiler: DSE for optimal CGR composition

Power Manager: Clock and power gating by regions

MDC design suite: https://github.com/mdc-suite





W



Multi-Dataflow Composer concepts

Baseline MDC Core
Structural Profiler
Power Manager

<u>Baseline MDC Core</u>: Datapath merging and CGR generation

Structural Profiler: DSE for optimal CGR composition

Power Manager: Clock and power gating by regions

<u>Co-Processor Generator</u>: Wrapper to connect accelerator and processor

MDC design suite: https://github.com/mdc-suite





W



Multi-Dataflow Composer concepts

Baseline MDC Core

Structural Profiler

Power Manager

Co-Processor Generator <u>Baseline MDC Core</u>: Datapath merging and CGR generation

Structural Profiler: DSE for optimal CGR composition

Power Manager: Clock and power gating by regions

<u>Co-Processor Generator</u>: Wrapper to connect accelerator and processor

MDC design suite: https://github.com/mdc-suite





Relevant for this tutorial


COMP4DRON

MDC Modelling applications


MDC

Modelling applications: MDC interface

Network: Roberts










Modelling applications: MDC interface

Sobel dataflow



MDC


Baseline MDC Core: app analysis

actor	Sobel	Roberts	NS	S
Forward2x2	0	1	1	0
Forward3x3	1	0	1	0
Delay	6	2	4	2
LineBuffer	2	1	1	1
LeftShifter	4	0	4	0
Subtractor	6	2	4	2
Adder3x1	2	0	2	0
Multiplier	2	2	0	2
Adder2x1	1	1	0	1
Sqrt	1	1	0	1
Align2x2	0	1	1	0
Align3x3	1	0	1	0
Total	26	11	19	9


NS = Non Shareable, **S** = Shareable

MDC


Baseline MDC Core: multi-dataflow



HDL components library




hardware communication protocol (XML)



MDC

Baseline MDC Core: multi-dataflow



MDC

Co-processor generation

Used to generated the wrapper compatible with the HWPU

- · We need to define the communication protocol
 - Among actors
 - · With the wrapper
- · Different accelerators may have different communication protocols
 - They can coexist in the same system, since each HWPU is generated independently

MDC

Co-processor generation: Communication protocol

MDC

Co-processor generation: Communication protocol

1. System signals

```
v<protocol>
v<sys signals>
<ignal id="0" net port="clock" size="1" kind="input" is_clock=""/>
<ignal id="0" net port="reset" size="1" kind="input" is_resetn=""/>
<ignal id="0" port="ap_clk" size="1" net_port="clock"/>
<ignal id="0" port="ap_clk" size="1" net_port="reset"/>
</sys signals>
v<actor>
v<sys signal id="1" port="ap_rst_n" size="1" net_port="reset"/>
</sys signals>
v<comm signals>
v<signal id="0" port="TDATA" channel="data" size="variable" kind="input" dir="direct"/>
<signal id="1" port="TDATA" channel="data" size="variable" kind="output" dir="direct"/>
<signal id="2" port="TREADV" channel="ds size="1" kind="input" dir="direct"/>
<signal id="3" port="TVALID" channel="vasize="1" kind="output" dir="direct"/>
<signal id="3" port="TVALID" channel="vasize="1" kind="output" dir="direct"/>
<signal id="5" port="TREADV" channel="valid" size="1" kind="output" dir="reverse"/>
</comm signals>
</comm signals>
</comm signals-
v<sys signal id="0" port="clk" size="1" net_port="clock"/>
<signal id="0" port="rst" size="1" net_port="reset"/>
</comm parameters>
v=parameter id="0" name="depth" value="bufferSize"/>
<parameter id="0" name="depth" value="bufferSize"/>
<signal id="0" port="datain" channel="data" size="variable" kind="input" dir="direct"/>
<signal id="0" port="datain" channel="data" size="" kind="input" dir="direct"/>
<signal id="0" port="datain"
```

Co-processor generation: Communication protocol

- 1. System signals
- 2. Actor signals

```
COMP4DRONES
```

MDC

Co-processor generation: Communication protocol

- 1. System signals
- 2. Actor signals
- 3. FIFO parameters

MDC

Co-processor generation: Communication protocol

- 1. System signals
- 2. Actor signals
- 3. FIFO parameters
- 4. FIFO signals

```
vsprotocol>
vssys signals>
vsignal id="0" net_port="clock" size="1" kind="input" is_clock="/>
vsignal id="1" net_port="reset" size="1" kind="input" is_resetn=""/>
vsignal id="0" port="ap_clk" size="1" net_port="clock"/>
vssys signals>
vsignal id="0" port="ap_clk" size="1" net_port="reset"/>
vsys signals>
vsignal id="0" port="TDATA" channel="data" size="variable" kind="input" dir="direct"/>
vsignal id="0" port="TDATA" channel="data" size="variable" kind="input" dir="direct"/>
vsignal id="1" port="TREADY" channel="rd" size="1" kind="output" dir="direct"/>
vsignal id="0" port="TREADY" channel="rd" size="1" kind="output" dir="direct"/>
vsignal id="0" port="TREADY" channel="rd" size="1" kind="output" dir="reverse"/>
vsignal id="0" port="TREADY" channel="full" size="1" kind="input" dir="reverse"/>
vsys signals>
vsignal id="0" port="clock"/>
vsignal id="0" port="clock"/>
vsignal id="0" port="clock"/>
vsys signals>
vsignal id="0" port="clock"/>
vsignal id="0"
```

col>

▼<wrapper> v<comm signals>

5

MDC

Co-processor generation: Communication protocol

- 1. System signals
- 2. Actor signals
- 3. FIFO parameters
- 4. FIFO signals
- 5. Wrapper signals


```
</sys_signals>
                         </sys_signals>
</somm_signals>
</signal id="0" port="TDATA" channel="data" size="variable" kind="input" dir="direct"/>
<signal id="1" port="TDATA" channel="data" size="variable" kind="output" dir="direct"/>
<signal id="1" port="TREADY" channel="rd" size="1" kind="input" dir="direct"/>
<signal id="3" port="TVALID" channel="wr" size="1" kind="output" dir="direct"/>
<signal id="5" port="TVALID" channel="valid" size="1" kind="output" dir="reverse"/>
</comm_signals>
</actor>
</signal id="5" port="TREADY" channel="full" size="1" kind="input" dir="reverse"/>
</signal id="0" channel="full" size="1" kind="input" dir="reverse"/>
</signal id="0" port="clk" size="1" net_port="clock"/>
<signal id="0" port="rst" size="1" net_port="reset"/>
</sys_signals>
</somm_parameters>
<parameter id="0" name="depth" value="buffersize"/>
</comm_parameters>
<parameter id="0" name="size" value="variable"/>
</comm_parameters>

3
                         4
```

w<comm signals>
<ignal id="0" channel="data" size="variable" mapping="data"/>
<ignal id="1" channel="rd" size="1" mapping="pop"/>
<isignal id="2" channel="wr" size="1" mapping="push"/>
<isignal id="2" channel="valid" size="1" mapping="push"/>
<isignal id="4" channel="full" size="1" mapping="full"/>
</comm_signals>
</wrapper>
</protocol>

MDC

Co-processor generation: HWPU generated by MDC



MDC + OODK HWPU accelerator wrapper

Streamer


Specialized DMA controller that transforms streams into memory accesses

Controller

- > Register file to host runtime parameters
- Control FSM for coarse-grained control/(re-)configuration








Hardware Processing Unit

MDC + OODK

HWPU accelerator wrapper





AGENDA

- Introduction
- Methodology overview
- MDC tool
- OODK overlay
- 5 COMP4DRONES use case6 Conclusions



OODK


Starting point

PULP architecture

- > PULP stands for «Parallel Ultra Low Power»
- > Open and Scalable HW/SW research and development platform
- Cluster-based architecture
- > RISC-V ISA compliant

Website: pulp-platform.org







OODK Starting point


HERO

- > FPGA emulation of heterogeneous and massively parallel PULP systems
- > Instantiable with COTS FPGA-based heterogeneous SoCs

Website: pulp-platform.org







Kurth, A., Capotondi, A., Vogel, P., Benini, L., & Marongiu, A. (2018) **HERO:** An open-source research platform for HW/SW exploration of heterogeneous manycore systems.



OODK FPGA overlay

What is it?

- ➤ Hardware abstraction layer
- ➤ Overlays the original FPGA fabric → Hides hardware details

Features:

- ➤ Parametrized HW → Flexible design of custom architectures
- ➤ Abstracted design flow → Improved design productivity
- > Programmable via standard APIs for heterogeneous compute platforms (e.g. OpenMP)


Bellocchi, G., Capotondi, A., Conti, F., & Marongiu, A. (2021)

A RISC-V-based FPGA Overlay to Simplify

Embedded Accelerator Deployment

OODK Architecture






OODK

Architecture

System-on-Chip (SoC) domain

- ➤ Cluster
 - Multi and single-cluster architectures
 - Agile integration of different accelerators
- ➤ L2 memory
 - Data and instruction memory
- > Remapping address block (RAB)
 - An IO-MMU for translation of virtual addresses
- ➤ SoC bus
 - Highly-scalable interconnect




OODK

Architecture

Cluster domain


- > HW accelerators
 - ❖ MDC-based HWPU
- > RISC-V core
 - Tightly-coupled SW control Accelerator routines, data management policies, etc.
 - ❖ L1 Instruction cache
- ➤ DMA
 - ❖ Specialized core for efficient L2 ↔ L1 data transfers
 - Support for 2D and 1D data transfers
- ➤ L1 data memory
 - Multi-banked scratchpad data memory (not a cache!)
- > Cluster interconnect
 - ❖ Highly-scalable logarithmic interconnect + Peripheral bus





OODK


HW/SW co-design and verification






OODK

HW accelerator generation and integration





OODK System generation



OODK

System generation

To choose a proper way of interconnecting accelerators is a primary requirement

- > Which type of interconnect topology better fits our needs?
- ➤ What about the clustering level?
- > How do accelerators mutually work?
 - o Accelerators can either work in parallel or sequentially

Generation principles

- > User knobs:
 - System optimization
 - ✓ Memory hierarchy, control cores, DMA, etc.
 - ✓ Accelerator interconnections (generic vs. application-specific interconnects)
 - ✓ Accelerator scheduling (concurrent, serial or mixed scheduling)

OODK

System generation


- 1. System information
- 2. Cluster information
- 3. HW accelerators interconnection
 - Logarithmic interconnect
 - Heterogeneous interconnect

```
class oodk_specs:
    def system(self):
        self.oodk_config
                                                    = 'ex_1_sys_gen'
        return self
    def cluster_0(self):
        self.cl_offset
        self.core
                                                        'ibex', 1 ]
        self.tcdm
                                                        32 , 128]
        self.lic
                                                           'kernel_A' , 'hwpu'],
                                                          'kernel_B' , 'hwpu'],
'kernel_C' , 'hwpu']]
        self.hci
        return self
```



OODK


Example #1 - Connection to Cluster Interconnect



OODK

Example #2 - Multi-Cluster Interconnection


```
class oodk_specs:
    def system(self):
        self.oodk_config
                                                 = 'ex_2_sys_gen'
        return self
    def cluster_0(self):
        self.cl_offset
                                                  = 0
                                                 = [ 'ibex', 1 ]
        self.core
                                                 = [ 32 , 128]
= [ [ 'kernel_A' , 'hwpu']]
        self.tcdm
        self.lic
        self.hci
        return self
    def cluster_1(self):
        self.cl_offset
                                                 = 0
                                                 = [ 'ibex', 1 ]
        self.core
                                                 = [ 32 , 128]
        self.tcdm
        self.lic
                                                 = [ [ 'kernel_B' , 'hwpu']]
        self.hci
        return self
    def cluster_2(self):
        self.cl_offset
                                                 = 0
                                                 = [ 'ibex', 1 ]
= [ 32 , 128]
        self.core
        self.tcdm
        self.lic
                                                 = [ [ 'kernel_C' , 'hwpu']]
        self.hci
        return self
```






OODK

Example #3 - Heterogeneous Interconnection





OODK System generation



OODK

System generation

Test application


- ➤ Baremetal software test
- Compiled for the OODK system
- > A template version is generated together with the system itself

HW/SW validation test

- > RTL simulation
 - > Before to head up to the FPGA set-up, the generated designs are tested in QuestaSim testbench
 - > The real behavior of the baremetal application is tested
 - The RISC-V core executes the test application
 - The accelerators functionality is validated with synthetic stimuli



OODK System generation





AGENDA

- Introduction
- Methodology overview
- 3 MDC tool
- 4 OODK overlay
- 5 COMP4DRONES use case6 Conclusions

Current application: C4D



Current application: C4D



Development and assessment of Smart and Precision Agriculture Technologies to enable:

- **1. Improve non-real time actions**, i.e. forecast on production volume and optimized water management.
- 2. Real-time field monitoring and inspection, i.e. automatic disease detection and cross-correlation of plants indexes;
- Prompt on-field intervention, i.e. customized spot spraying;

Current application: C4D



Development and assessment of Smart and Precision Agriculture Technologies to enable:

- **1. Improve non-real time actions**, i.e. forecast on production volume and optimized water management.
- 2. Real-time field monitoring and inspection, i.e. automatic disease detection and cross-correlation of plants indexes;
- Prompt on-field intervention, i.e. customized spot spraying;

TECHNICAL SET-UP

Tandem of cooperative autonomous vehicles composed of a field rover, responsible of gathering and processing field data, and a spraying drone

Current application: C4D motivation







Current application: C4D motivation





USER NEEDS

- **1. Use as little pesticides**: Proper assessment of health status & on spot interventions
- 2. Waste as little water as possible: Precise growth assessment



Current application: C4D motivation





USER NEEDS

- **1. Use as little pesticides**: Proper assessment of health status & on spot interventions
- 2. Waste as little water as possible: Precise growth assessment





Current application: C4D motivation







EXPECTED BENEFITS

- 1. Reduced impact on the environment
- 2. Reduced human effort
- 3. Improved usability of advanced technologies by non-expert operators




USER NEEDS

- **1. Use as little pesticides**: Proper assessment of health status & on spot interventions
- 2. Waste as little water as possible: Precise growth assessment




ga


Current application: Baseline




Current application: Scenario 2



Current application: Scenario 3




Current application: Scenario 3



C4D methodology experimental results



- ✓ Overall x2 speedup when comparing SW vs HW implementation of the AES algorithm
- ✓ OODK+AES has been implemented targeting a ZU9EG SoC with a resource cost of:
 - > ~43.7% LUTs
 - > ~11.7% FFs
 - > ~13.2% BRAMs



Normalized to the overlay occupation



AGENDA

- Introduction
- Methodology overview
- MDC tool
- OODK overlay
- COMP4DRONES use case
- Conclusions



Conclusions

- ✓ Simplified design of HW accelerators through MDC
- ✓ Multi-functionality, multi working-point and reconfiguration support for CGRAs
- ✓ Support for accelerators generated with different tools (e.g., CAPH, HLS)
- ✓ Agile methodology for the design and exploration of accelerator-rich systems
- ✓ Simplified validation and deployment of the generated HW/SW system
- ✓ Practical use case: COMP4DRONES

SS-CPS&loT2022

Accelerator-Rich FPGA Architecture Exploration via a Programmable and Reconfigurable Overlay

Gianluca Bellochi¹, Daniel Madroñal², Alessandro Capotondi¹, Andrea Marongiu¹, Francesca Palumbo²

¹{gianluca.bellochi, alessandro.capotondi, andrea.marongiu}@unimore.it ²{dmadronalquin, fpalumbo}@uniss.it





This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826610. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Spain, Austria, Belgium, Czech Republic, France, Italy, Latvia, Netherlands.





From Embedded Systems To Swarms: Opportunities And Challenges

Morayo Adedjouma, Reda Nouacer CEA LIST - DILS CPS&loT'2022 Summer School on Cyber-Physical Systems and Internet-of-Things Budva, Montenegro, June 7-11, 2021








AGENDA

- From Embedded systems to Cyber-Physical Systems (CPS)
- From Cyber-Physical Systems to Internet of Things (IoT)
- Example from CPS4EU project
- Through IoT Architecture
 - From Cloud to Fog to Edge continuum
- Swarm computing

CEA DILS GA, Feb 14, 2019 | RobMoSys | 2



A CYCLIC, ITERATIVE EVOLUTION PROCESS




CEA DILS GA, Feb 14, 2019 | RobMoSys | 3



AN EMBEDDED SYSTEM IS...

- Custom-built special computer used for a specific purpose
- Combination of
 - computer processor,
 - computer **memory**,
 - and input/output peripheral devices
- Use real-time operating system (RTOS) to communicate with the hardware
- "Embedded" as part of a complete device often including electrical or electronic hardware and mechanical parts



From Embedded-Systems towards swarms: opportunities and challenges

2014-12-02



AN EMBEDDED SYSTEM ...

- Range in size from portable personal devices to bigger machines
- Mainly constitute subsystems of other machines like automobile, aircraft, household appliances... the cyber physical system (CPS)




From Embedded-Systems towards swarms: opportunities and challenges



A CYBER PHYSICAL SYSTEM IS...

- Cyber-physical systems (CPS)
 combine, and build on, different
 elements including embedded
 systems, cybernetics, distributed
 control, sensor networks, control
 theory and systems engineering
 artefacts
- Requires three fundamental attributes:
 - Communication
 - Control
 - Computing



From Embedded-Systems towards swarms: opportunities and challenges

2014-12-02




A CYBER PHYSICAL SYSTEM ...

CPS is closely coupled to its physical environment

 Embedded computers and networks monitor and control the physical processes, with feedback loops where physical processes affect computations and vice versa

Two categories of CPS

- Autonomous (Al-based) systems, capable of making decisions and operating independently.
- closed-loop human machine systems, able to learn from the environment including the human, to make decisions in real-time, but the human remains an integral part of the system's decision-making process.



From Embedded-Systems towards swarms: opportunities and challenges


2014-12-02



ARCHITECTURE AND FUNCTIONS OF CPS

3 layers vertical architecture

- The sensor/actuator layer is used to collect real-time data and execute commands
- The communication layer is used to deliver data to the application (control) layer and commands to the sensor/actuator layer
- The application (control) layer is used to analyze data and make decisions.



From Embedded-Systems towards swarms: opportunities and challenges



CPS OPPORTUNITIES AND CHALLENGES


• CPS requires three main properties: safety, security, and sustainability

Opportunities:

- · Fortify and increase the efficacy of traditionally physical system based on computing
- · Achieve significant benefits in terms of cost, performance and overall life-cycle sustainability
- Focus on effective reliable, accurate, real-time and secure data transmission and control within the CPS

Challenges:

- Intermittent power supply and unknown load characteristics due to unpredictability of physical environment
- Vulnerability to cyber attacks on the control elements, network or physical systems
- Privacy issues



From Embedded-Systems towards swarms: opportunities and challenges



FROM CPS TO SYSTEMS OF SYSTEMS AND IOT

- A CPS can be an element of an super –
 CPS ... with an increasing complexity,
 cumulative ambiguity, etc.
 - An aircraft carrier is an airport, a boat, a town, ...
 - A carrier battle group is an aircraft carrier, airplanes, helicopters, a supply ship, submarines, an anti-submarine frigate an air defense frigate
- → we talk about Internet of Things (IoT) system




Aircraft Carrier [10]

From Embedded-Systems towards swarms: opportunities and challenges



INTERNET OF THINGS (IOT) IS ...

- Platform where physical objects (or groups of such objects) are connected to the internet or other heterogeneous networks, so they can interact, collect and exchange data with each other, learn from each other's experiences
- loT is viewed as an internet of many CPS
- Focus on effective resource sharing and management, interface among different networks, massive-scale data and big data collection and storage, data mining, data aggregation and information extraction, high quality of network quality of service



From Embedded-Systems towards swarms: opportunities and challenges



IOT TRENDS

- Sensing and computing
 - Access to low-cost, low-power sensor technology
 - Opportunities for more direct integration of the physical world into computer-based systems
- Machine learning and analytics
 - Advances in machine learning and analytics, and access to vast amounts of diverse data, businesses get insights faster and easier.
- Connectivity
 - Explosive growth of devices connected and controlled by the Internet
 - Proliferation of network protocols for the Internet ease connection of sensors to the other "things" for more efficient data transfers.

From Embedded-Systems towards swarms: opportunities and challenges



CPS4EU PROJECT OVERVIEW

What is at stake with the CPS4EU Project ?

- Transition from linear eco-systems to networked eco-systems
- Digitization, AI, CPS/IOT, Edge computing, Connectivity, 5G, Software updates Over The Air
- Safety, Security (Cyber-), Privacy, Ethics, Export rules
- Low power consumption, SWAP*
- Seamless development process (Digital twins, Model-based engineering, Security by design)
- Management of project complexity

CPS4EU is about:

- Innovations in Cyber Physical Systems
- Components and Tools for 5 Pre-Integrated Architectures
- 16 Practical Use Cases
- New way of working and doing business with partners


(*) SWAP: Size Weight And Power





STRONG AND BALANCED CONSORTIUM

- 36 Partners from 5 European Countries, equally distributed among Large Enterprises, SMEs and Academics
- From basic modules to vertical applications: Pre-integrated architecture allow basic CPS modules to be used in different industrial sectors.




The pre-integration concept allows an efficient reuse approach with drastic reduction of implementation effort for both CPS module providers and users.



CPS4EU – NIST FRAMEWORK FOR SYSTEM

CPS4EU – European project


Propose 5 patterns as Pre-Integrated Architecture (PIARCH) for CPS





CPS4EU - USE CASE DESCRIPTION WITH PRE-INTEGRATED ARCHITECTURES

Automotive Use Case: Smart sensors for AD Level 4 - Valeo



Note: the example is related to the usage and update of Digital Maps by the perception control unit

AD L4: the Automated Driving System (ADS) is fully responsible of the Dynamic Driving Task (DDT) within the Operating design Domain

GNSS: Global Navigation Satellite System

IMU: Inertial Measurement Unit


From Embedded-Systems towards swarms: opportunities and challenges



IOT OPPORTUNITIES

Big data and Cloud platforms

- Vast amounts of data produced by the IoT required adequate infrastructure for storage.
- Businesses and consumers may access to the infrastructure they need to scale, without the hassle of managing it.



From Embedded-Systems towards swarms: opportunities and challenges




BASIC IOT ARCHITECTURE: 3-LAYER ARCHITECTURE

- Cloud-centric IoT architecture, where almost all of the IoT data processing is done on the cloud
 or a remote server.
- Comprises
 - **Perception layer** Sensors, actuators and edge devices that interact with the environment
 - Transport Layer Discovers, connects and translates devices over a network and in coordination with the application layer

Processing Layer – Data processing and storage with specialized services and functionality


for users





5-LAYER IOT ARCHITECTURE (1/2)

- Builds upon the three layer approach with the addition of :
 - A Business Layer Manages the entire IoT
 system, its functionality,
 applications, and business
 models.
 - A Application Layer -Provides application specific services to users



rom Embedded-Systems towards swarms: opportunities and challenges



5-LAYER IOT ARCHITECTURE (2/2)

Benefits

- Provide consistent value to the business and end users.
- Filter down massive data sets and thus conserve resources.


Drawbacks:

- Push network bandwidth requirements to the limit
- Security threats and privacy issues
- Latencies
- Analysis & (critical /sensitive) application deployment limitations regarding
 - Dependability concerns
 - Embarqualibility

From Embedded-Systems towards swarms: opportunities and challenges



FROM CLOUD TO FOG/EDGE CONTINUUM



^{*} Alam, Muhammad & Rufino, João & Ferreira, Joaquim & Ahmed, Syed & Shah, Nadir & Chen, Yuanfang. (2018). Orchestration of Microservices for IoT Using Docker and Edge Computing. IEEE Communications Magazine. 56. 118-123.

From Embedded-Systems towards swarms: opportunities and challenges



FROM CLOUD TO FOG/EDGE CONTINUUM

Key enablers

- 5G Speed and low latency
- Need for Near Real-Time Response
- · Container technology like Docker and Kubernetes
- Service and Data mesh
- Software-Defined Networking (SDN)
- Digital Twin

Key enablers

- · Maturity and adoption of Industrial IoT
- · Industrialization of IoT Sensors
- Multi-Access Edge Computing (MEC)
- Extended Reality (XR)
- Privacy-oriented technology
- Robotics
- · Heterogeneous hardware
- ..

Business



Security

FOG COMPUTING IOT ARCHITECTURE (1/2)

- Moves certain IoT services, like monitoring and pre-processing to a Fog-layer, closer to the edge to enable faster local decision making and automation.
- May be physical or virtual
- Comprises as sub-layers:

Encrypt / decrypt data.
Store files or data with localized relevance.
Filter, processes, analyze and reduce edge data or process commands or subscriptions from the cloud.
Monitor power, resources, responses, and services, access.

and profit models, and users' privacy. Layer **Application** Responsible for delivering application specific services to the Layer **Processing** Stores, analyses, and processes huge amounts of data. Employs databases, cloud computing, & big data processing modules. Layer Transfers the sensor data between different layer through **Transport** networks such as wireless, 3G, LAN, Bluetooth, RFID, and Layer Provides computational, storage resources, Fog Layer - Smart ata management and communication and loT Gateway security services _____ Perception Sensors sense and gather information about the environment. Layer From Embedded-Sy

Manages the whole IoT system, including applications, business



FOG COMPUTING IOT ARCHITECTURE (2/2)

Benefits

- Address requirements surrounding real-time performance, security and efficiency
- May be federated to provide horizontal expansion of the functionality over disperse geolocations
- Reduce bandwidth requirements between gateway and cloud while reducing the resource consumption on the cloud
- May be configured to communicate directly with other fog nodes to create a mesh that can bypass cloud completely

Drawbacks

- Increases the complexity of the IoT architecture
- Introduce more potential points of failure with additional steps and data conversions


From Embedded-Systems towards swarms: opportunities and challenges



EDGE COMPUTING IOT ARCHITECTURE (1/3)

- Distributed computing paradigm closely related to fog computing
- keep certain processing capabilities and functionality closer to perception layer nodes
- Can extent to fog, transport and processing layers if powerful
- Operates on "instant data", i.e. realtime data generated by sensors or users.

While cloud computing operates on big data



From Embedded-Sy




EDGE COMPUTING IOT ARCHITECTURE (2/3)

Different typologies:

- From microcontrollers to constrained lightweight edge devices to heavy edge nodes with more resources to (micro) datacenter
- From few to many distributed edge nodes

Edge as driver of cloud computing

- Extension of AI and IoT
- Value creation by Multi-Partner / Multi-Company Solutions
- Revolutionizes technologies like 5G, robotics, XR, and other connected devices




From Embedded-Systems towards swarms: opportunities and challenges



EXAMPLE: FROM CLOUD TO FOG TO EDGE

Smart cars and traffic control




^{*} Fog computing, Couse of Università degli Studi di Roma "Tor Vergata" Dipartimento di Ingegneria Civile e Ingegneria Informatica, Valeria Cardellini, 2016/17



EXAMPLE: FROM CLOUD TO FOG TO EDGE

Global metropolitan network



^{*} Ashkan Yousefpour, Caleb Fung, Tam Nguyen, Krishna Kadiyala, Fatemeh Jalali, Amirreza Niakanlahiji, Jian Kong, Jason P. Jue, All one needs to know about fog computing and related edge computing paradigms: A complete survey, Journal of Systems Architecture, Volume 98,2019, Pages 289-330



EDGE COMPUTING IOT ARCHITECTURE (3/3)

Benefits

- Greater capability to reduce localized latencies
- · Allows computing decentralization of computing
- Greater data privacy
- · Allows for mesh networking off of the cloud

Issues


- Higher complexity of deployment, management, and orchestration
- Additional design constraints for data integration resulting from Operational and Information Technologies incompatibility
- Integration of legacy systems
- Development, Integration and Operational Costs

From Embedded-Systems towards swarms: opportunities and challenges



TOWARDS SWARM COMPUTING CONCEPT

Swarm computing is a combination of complex multi-cloud architectures with edge computing, as a temporary, limited organization, automatically assembled on-demand to address specific needs.







- Multi-cloud is as a combination of public, private or hybrid cloud solutions working together as a whole to deliver digital capabilities
- Edge computing is as a large network of interconnected devices exchanging and interacting among themselves to fulfil a collective goal (swarm coordination)
 - can be combined and interconnected among them and to diverse clouds

From Embedded-Systems towards swarms: opportunities and challenges



SWARM COMPUTING PRINCIPLES

- Use highly distributed, self-organizing systems of agents that work collaboratively towards a defined outcome.
- Each agent within the system must be able to sense something about its physical or digital environment and only interacts with its local environment.
- Data gathered from a swarm agent may be processed locally or transferred to another specialized central processing application automatically
- The aggregate behavior of the agents leads to the emergence of 'intelligent' global behavior.

From Embedded-Systems towards swarms: opportunities and challenges



SWARM COMPUTING CONCEPT (1/2)

Benefits

- Creates a dynamic eco-systems of cyber-physical devices and clouds, each adding to the collective capability and insight
- Allows distributed operations and interactions to adapt according to context across simple devices
- Improves efficiency, flexibility and reliability of service provision through:
 - Enabling ad-hoc collaborations, which help built service networks
 - Optimizing delivery schemes and communication patterns, which allow information and services to be shared and exchanged
 - Creating reliability and dependability from volatile resources, which help manage uncertainty
- · Complements other forms of artificial intelligence

| 32



SWARM COMPUTING CONCEPT (2/2)

Issues


- Complexity of agent-based programming
- Complexity of swarm integration with other centralized control mechanisms
- Security concern due to the distributed control of individual agents within a swarm
- Lack of standardized communication protocols
- Possibility of non-deterministic behaviors, including unexpected or out of control "emergent" behaviors
- Possibility of adverse influence by rogue components on swarm behaviors

From Embedded-Systems towards swarms: opportunities and challenges

| 33



A CYCLIC, ITERATIVE EVOLUTION PROCESS



 $Higher\ thrus worthiness\ demands:\ reliability,\ robustness,\ privacy,\ cyber\ security,\ embarquability,\ etc...$

CEA DILS GA, Feb 14, 2019 | RobMoSys | 34



REFERENCES

European industrial technology roadmap for the next generation cloud-edge offering, European Champions Alliance, May 2021 Swarm computing, realization of Computing Continuum, Atos Vision for Future Cloud, Enric Pages, Atos, Research & Innovation, Next Generation Cloud Lab, 2021

Swarm Computing Concepts, technologies and architecture, Whitepaper, Atos scientific community, 2018, https://atos.net/wp-content/uploads/2018/12/atos-swarm-computing-white-paper.pdf

Edge Computing: The Future of Cloud, Gaurav Aggarwal, July 2021, https://gauravagg2016.medium.com/edge-computing-the-future-of-cloud-8fdc321bb601

Driving Industry 4.0 at Distributed Edges with Cloud Orchestration, Industrial Internet consortium, SAP SE, 2021

Architectures in the IoT civilization, Adam Calihman, January 2019, https://www.netburner.com/learn/architectural-frameworks-in-the-iot-civilization/

Cyber-Physical Systems (CPS) vs. IoT, Kwanwoo Lee, 2018, https://kwanwooleecom.wordpress.com/2018/03/03/cyber-physical-systems-cps-vs-iot/

Onik, Md Mehedi Hassan & KIM, Chul-Soo & Yang, Jinhong. (2019). Personal Data Privacy Challenges of the Fourth Industrial Revolution. 635-638. 10.23919/ICACT.2019.8701932.

Inderwildi, Oliver & Zhang, Chuan & Wang, Xiaonan & Kraft, Markus. (2020). The impact of intelligent cyber-physical systems on the decarbonization of energy. Energy & Environmental Science. 13. 10.1039/C9EE01919G.

Applications of Embedded Systems, theenggprojects, 2018, https://www.rs-online.com/designspark/applications-of-embedded-systems-1,

What is an embedded system?, EmmaAshely, June 2011, https://www.rs-online.com/designspark/what-is-an-embedded-system Alam, Muhammad & Rufino, João & Ferreira, Joaquim & Ahmed, Syed & Shah, Nadir & Chen, Yuanfang. (2018). Orchestration of Microservices for IoT Using Docker and Edge Computing. IEEE Communications Magazine. 56. 118-123.

| 35




From Embedded Systems To Swarms: Opportunities And Challenges


Morayo Adedjouma, Reda Nouacer CEA LIST - DILS CPS&IoT'2022 Summer School on Cyber-Physical Systems and Internet-of-Things Budva, Montenegro, June 7-11, 2021













Letizia Jaccheri

Software for a better society









https://www.ntnu.edu/employees/letizia.jaccheri

- Master in Computer Science Universita' di Pisa 1988 – supervisor V. Ambriola
- PhD Software Engineering Politecnico di Torino 1995 – supervisor S. Gai
- In Norway as exchange student in 1989 – supervisor R. Conradi
- Programmer for two years in late 80'
- Professor at NTNU since 2002
- Department head from 2013 to 2017
- Adjunct Professor at UiT since 2019
- Independent Director of Reply SPA (with 6000 employees) in 2015-2018
- ACM Distinguished Speaker (one out of 200 since 2018) https://speakers.acm.org/speakers/
- Årets døråpner 2019 Trondheim
- Two gender equality prizes in 2021
 - ODA network
 - NTNU gender









Letizia Jaccheri

From PhD to Professor


- Conferences & network building
- Stays abroad
- Teaching and dissemination (prize in 2006 for Bok Kjærlighet og Computer see letiziajaccheri.org)
- Research & supervision
- Activist for my values: gender, art, UN goals

Department of Computer Science

- Several study programs:
- 500 students each year
 - 350 employees including PhDs












Search engine 1997 2008 Microsoft 6,6 Billions NOK for Fast




3rd SUMMER SCHOOL on CYBER PHYSICAL SYSTEMS and INTERNET of THINGS (SS-CPSIoT'2022), 7-11 JUNE 2022, BUDVA, MONTENEGRO


Menti – three questions about the audience Menti.com 97309805



1989 Pisa Keith Haring



8







letiziajaccheri.org

Try to understand the relation between life and software

9

Supervision (facts)

Projects

Phd now	5, 2.f, 3.m
Phd total	20, 10.f, 10.m
Phd opponent	20, 10.f, 10.m
Postdoc	7, 1.f, 6.m
Total	52, 23.f. 29.m

E-ladda	Early Language Development	MSCA ITN	Mila Vulcanova
Craft	Creating Actionable Futures	HORIZON-MISS- 2021-CIT-01-02	Annemie Wychmans
BALANSE <u>IDUN</u>	From PhD to Professor	NFR 2019 - 2022	<u>Letizia Jaccheri</u>
COST Action CA19122 Eugain	European Network for Gender Balance in Informatics	COST Action 2020 - 2024	Action Chair Letizia Jaccheri

https://sbs.idi.ntnu.no/



SUSTAINABLE CITIES AFTER COVID-19?



INTERNATIONAL HACKATHON

Would you like to experience innovation and entrepreneurship in a global team? Join us in our international 2-day Hackathon with students from Norway and China, and make a real impact in creating safe, resilient, sustainable and genderequal cities!

Challenge: The Covid-19 pandemic has touched all of humanity. In a post-Covid world, how can we use artificial intelligence (AI) to dramatically boost progress towards achieving the SDGs?

WHO CAN JOIN?

We're looking for all students with passion and motivation! Useful additional skills include sustainability, management, architecture, urban development, programming and more. You can join as an individual or a team.

HOW TO JOIN

Registration for the hackathon as a project leader or participant: ipit.network/hackathon-intelligent-cities-after-covid-19/







Partners:



8th March — Q&A session for all potential candidates 10th March — Deadline for submission of project ideas by group leaders 12th March — Presentation of project ideas 15th March — Deadline for registration of participants 16th March — Independent division of students into mixed and diverse groups

Prizes: Vouchers to spend on training or skills development!
Voucher value:

20-21st March Hackathon weekend!

1st Prize: 15,000 CN¥ (ca. 28,000 NOK) 2nd Prize: 7,500 CN¥ (ca. 10,000 NOK) 3nd Prize: 3,700 CN¥ (ca. 5,000 NOK)

TIMELINE







Menti – three questions about software Menti.com 97309805




Art and Technology have been in contact for centuries



Between 1800 and 1900: camera, film, and telephone Romanticism (Goethe and Beethoven) After 1900 Modernism Filippo Tommaso Marinetti Futurist Duchamp

Video The Lumiere Brothers' - First films (1895) on youtube




How can we improve the development process of software dependent artworks and projects, in terms of software development, maintenance, upgrade and usability of the artwork?



Ahmed, Salah Uddin; Jaccheri, Letizia; M'kadmi, Samir; Sonic onyx: Case study of an interactive artwork, 2009International Conference on Arts and Technology. Springer, Berlin, Heidelberg, 2009.

From players to makers: which factors do affect creative game development?



Papavlasopoulou, S., Giannakos, M. N., & Jaccheri, L. (2017). Empirical studies on the Maker Movement, a promising approach to learning: A literature review. *Entertainment Computing*, *18*, 57-78.

















Exploring children's learning experience in constructionism-based coding activities through design-based research

S. Panaylasonoulou, MN Giannakos, L. Jaccheri

Art & Kecycling

S Papavlasopoulou, MN Giannakos, L Jaccheri

Computers in Human Behavior

2019

Coding & Interaction

From players to makers: An empirical examination of factors that affect creative game development

MN Giannakos, L Jaccheri

International Journal of Child-Computer Interaction 18, 27-36

343

Girl project ADA





Average %-share 5-year integrated Master

- Computer Sciences
- Communication Technologies
- Cybernetics and Robotics
- Electronics System design and innovation

- Calling the applicants
- Welcome day
- 8th March Women's Day
- Networking lunches
- Programming courses
- Mountain hiking
- CodeHubs
- PhD-party

- Invite girls from high school from all over the country
- 3 days
- Presentations and workshops
- Personal meeting with rolemodels
- · Meeting students
- Break down stereotypes
- Hands-on experiences

www.ntnu.edu/girls




Menti – three questions about art

Menti.com 97309805

Sustainability goals




Liv Arnesen



How can we design and evaluate software that becomes a medium to engage and inform the user?


From art to sustainability







Hagen, K., Chorianopoulos, K., Wang, A. I., Jaccheri, L., & Weie, S. (2016, May). Gameplay as exercise. In Proceedings of the 2016 CHI conference extended Abstracts on human factors in computing systems (pp. 1872-1878).







The main goal of SOCRATIC project is to provide citizens and organizations a collaborative space where they can identify innovative solutions to achieve the Sustainable Development Goals set by the United Nations.

UN Goal 5:

Achieve **gender equality** and empower all **women** and girls. Ending all discrimination against **women** and girls is not only a basic human right, it's crucial for sustainable future; it's proven that empowering **women** and girls helps economic growth and development.



Software engineering and gender

- People decide requirements
- People develop solutions for people
- People Interact with systems

Software engineering and gender

- People decide requirements
- People develop solutions for people
- People Interact with systems



Question: who decides the requirements and for which people?

Designing Software to Prevent Child Marriage Globally, J Brevik, L Jaccheri, JCT Vidal, Proceedings of the 18th ACM International



Software engineering and Al

People

- Decide requirements
- Develop solutions for people
- Interact with systems

WeChat

腾讯 Tencent Computer system

learns

2018 This Is What Happens In An Internet Minute



big data

Question: who decides how the system will learn?

Technology with gender biases



ACTIVITY TRACKERS THAT FAIL TO MEASURE STEPS IN THE, PREDOMINANTLY FEMALE, ACTIVITY OF PUSHING A STROLLER.



TRANSPORT NETWORKS THAT IGNORE THE SO-CALLED "MOBILITY OF CARE"



AI RECRUITING TECHNOLOGY DEVELOPED TRAINED PREDOMINANTLY ON MEN'S RÉSUMÉS



EU REPORT OF THE EXPERT GROUP "INNOVATION THROUGH GENDER"

Do these considerations apply to Software Development companies in your country?

Engineering and Technology: on average, in the whole of Europe, women take less than 15% of the full professor positions

Figures show that in 2016, an overwhelming majority (83.3%) of ICT specialists employed in the EU were men.

Skills and talent gap: 53% of European employers say they face difficulties in finding the right people with the right qualifications.

Software is







Experience
















Menti – three questions about sustainability

Menti.com 97309805





Positive impact

Negative impact

No positive impact

No negative impact



Software Sustainability in Customer-Driven Courses

Software is becoming ever more ubiquitous and sustainability is an emergent topic

Ensuring dissemination of sustainable software developments

We review of project descriptions from a project-based course

Customers' project descriptions

- Social sustainability moderately addressed
- Technical sustainability addressed by a little more than half of total projects
- Environmental and economic sustainability are not addressed

Cico, O., Jaccheri, L. and Duc, A.N., 2021, June. Software Sustainability in Customer-Driven Courses. In 2021 IEEE/ACM International Workshop on Body of Knowledge for Software Sustainability (BoKSS) (pp. 15-22). IEEE.

Research work about sustainability

- Patricia Lago
- Ricardo Vinuesa
- Birgit Penzenstadler









Highlights of Patricia Lago's journey in Software and Sustainability





"LIKE PERFORMANCE, RELIABILITY, SECURITY,

SUSTAINABILITY DOES NOT JUST HAPPEN

UNLESS WE PLAN FOR IT."




Patricia Lago @ 2016 Inaugural speech

Vinuesa, R. et al (1)

Research interdisciplinary

- Ricardo Vinuesa, Hossein Azizpour, Iolanda Leite, Madeline Balaam, Virginia Dignum, Sami Domisch, Anna Felländer, Simone Daniela Langhans, Max Tegmark & Francesco Fuso Nerini
- All sustainable goals
- Al
- 10 authors from
 - Sweden, New Zeland, Germany, Usa, Spain
 - Mechanics, robotics, interaction design, AI, Fishery and ecology, zoology, energy

Vinuesa, R. et al (2)



Vinuesa, R. et al (3)

- Supplementary Data
- SDGs: Society, Economy, Environment
- Targets

There is another important shortcoming of AI in the context of SDG 5 on gender equality: there is insufficient research assessing the potential impact of technologies such as smart algorithms, image recognition, or reinforced learning on discrimination against women and minorities. For instance, machine-learning algorithms uncritically trained on regular news articles will inadvertently learn and reproduce the societal biases against women and girls, which are embedded in current languages. Word embeddings, a popular technique in natural language processing, have been found to exacerbate existing gender stereotypes².

Bolukbasi, T., Chang, K.-W., Zou, J., Saligrama, V. & Kalai, A. Man is to computer programmer as woman is to homemaker? Debiasing word embeddings. Adv. Neural Inf. Process. Syst. 29, 4349–4357 (2016).

Karlskrona Alliance (est. 2014)

1) Manifesto




As designers of software technology, we are responsible for the long-term consequences of our designs.

As software practitioners and researchers, we are part of the group of people who design the software systems that run our world. Our work has made us increasingly aware of the impact of these systems and the responsibility that comes with our role, at a time when information and communication technologies are shaping the future. We struggle to reconcile our concern for planet Earth and society with the work that we do. Through this work we have come to understand that we need to redefine the narrative on sustainability and the role it plays in our profession.

Pread the Manifesto

G Become a signatory



luboc, L., Penzenstadler, B., Porras, J., Kocak, S. A., Betz, S., Chitchyan, R., ... & Venters, C. C. (2020). Requir ngineering for sustainability: an awareness framework for designing software systems for a better

Advice

- To work with UN goal 5
 - Know your numbers and Set your goals
 - Keep and empower the female you have
 - LGBT+ (LGBT stands for lesbian, gay, bisexual and transgender/transsexual people)
 - · Look for funds, connections, projects
 - Celebrate
 - Document
 - Everything is research
- To be an happy professor
 - · Say yes and say no
 - Keep and empower the students you have
 - · Connect education and research
 - Look for funds, connections, projects
 - Celebrate
 - Document
 - Everything is research
 - Be happy for the success of other people, expecially your (ex)students



The Distinguished Speakers Program is made possible by



Advancing Computing as a Science & Profession

For additional information, please visit http://dsp.acm.org/

Distinguished Speaker Association for Computing Machinery (ACM).

https://speakers.acm.org/speakers/

ACM 100,000 members

ACM Speakers: IBM, Microsoft, Stanford University, Carnegie Mellon, University of British Columbia, Tsinghua University

Two ACM Distinguished Speakers in Norway

Letizia with her lecture From Software through Art to Social Entrepreneurship.

There are a total of 200 distinguished speakers world wide.

References

- Jaccheri, M. L., & Conradi, R. (1993). Techniques for process model evolution in EPOS. IEEE Transactions on Software Engineering, 19(12), 1145-1156. SW
- Carver JC, Jaccheri L, Morasca S, Shull F. A checklist for integrating student empirical studies with research and teaching goals. Empirical Software Engineering. 2010 Feb;15(1):35-59. SW
- Berg, V., Birkeland, J., Nguyen-Duc, A., Pappas, I. O., & Jaccheri, L. (2018). Software startup engineering: A systematic mapping study. Journal of Systems and Software, 144, 255-274. SW
- Berg, V., Birkeland, J., Nguyen-Duc, A., Pappas, I. O., & Jaccheri, L. (2020). Achieving agility and quality in product development-an empirical study of hardware startups. Journal of Systems and Software, 167, 110599. SW
- Trifonova, A., Jaccheri, L., & Bergaust, K. (2008). Software engineering issues in interactive installation art. International Journal of Arts and Technology, 1(1), 43-65. ART
- Hagen, K., Chorianopoulos, K., Wang, A. I., Jaccheri, L., & Weie, S. (2016, May). Gameplay as exercise. In Proceedings of the 2016 CHI conference extended Abstracts on human factors in computing systems (pp. 1872-1878). UN G 3
- Papavlasopoulou, S., Giannakos, M. N., & Jaccheri, L. (2017). Empirical studies on the Maker Movement, a promising approach to learning: A literature review. Entertainment Computing, 18, 57-78. UN G 4 & 5
- Jaccheri, L., Pereira, C., & Fast, S. (2020). Gender Issues in Computer Science: Lessons Learnt and Reflections for the Future. In 2020 22nd International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNASC) (pp. 9-16). IEEE. UN G 5
- Cico, O., Jaccheri, L., Nguyen-Duc, A., & Zhang, H. (2021). Exploring the intersection between software industry and Software Engineering education-A systematic mapping of Software Engineering Trends. Journal of Systems and Software, 172, 110736. Software
- Pappas I, Jaccheri ML, Mikalef P, Giannakos M. Social innovation and social entrepreneurship through big data: developing a reseach agenda. InThe 11th Mediterranean Conference on Information Systems (MCIS) 2017. Association for Information Systems. UN Gs
- Brevik J, Jaccheri L, Vidal JC. Designing software to prevent child marriage globally. In Proceedings of the 18th ACM International Conference on Interaction Design and Children 2019 Jun 12 (pp. 452-457). UN G 5
- Lund EH, Jaccheri L, Li J, Cico O, Bai X. Blockchain and sustainability: A systematic mapping study. In2019 IEEE/ACM 2nd International Workshop on Emerging Trends in Software Engineering for Blockchain (WETSEB) 2019 May 27 (pp. 16-23). IEEE. UN Gs
- Cico, O., Jaccheri, L. and Duc, A.N., 2021, June. Software Sustainability in Customer-Driven Courses. In 2021 IEEE/ACM International Workshop on Body of Knowledge for Software Sustainability (BoKSS) (pp. 15-22). IEEE. UN Gs















MECO 2022

11th Mediterranean Conference on Embedded Computing

7-10 June 2022, Budva, Montenegro

Extending Performance and Reliability via Modular FPGA Clusters

Roberto Giorgi University of Siena, Italy http://www.dii.unisi.it/~giorgi

Legal Disclaimer:


© 2010-2022 AXIOM/TERAFLUX Consortium, All Rights Reserved. All other trademarks and copyrights are the property of their respective owners. The list of author does not imply any claim of ownership on the Intellectual Properties described in this document. The authors and the publishers make no expressed or implied warranty of any kind and assume no responsibilities for errors or omissions. No liability is assumed for incidental or consequential damages in connection with or arising out of the use of the information contained in this document. The technology disclosed herein may be protected by one or more patents, copyrights, trademarks and/or trade secrets owned by or licensed to AXIOM/TERAFLUX Partners. The Partners reserve all rights with respect to such technology and related materials. Any use of the protected technology and related material beyond the terms of the License without the prior written consent of AXIOM/TERAFLUX is prohibited. This document contains material that is confidential to AXIOM/TERAFLUX and its members and licensors. Until publication, the user should assume that all materials contained and/or referenced in this document are confidential and proprietary unless otherwise indicated or apparent from the nature of such materials (for example, references to publicly available forms or documents). Disclosure or use of this document or any material contained herein, other than as expressly permitted, is prohibited without the prior written consent of AXIOM/TERAFLUX or such other party that may grant permission to use its proprietary material. The trademarks, logos, and service marks displayed in this document are the registered and unregistered trademarks of AXIOM/TERAFLUX, its members and its licensors. The copyright and trademarks owned by AXIOM/TERAFLUX, whether registered or unregistered, may not be used in connection with any product or service that is not owned, approved or distributed by AXIOM/TERAFLUX, and may not be used in any manner that is likely to cause customer confusion or that disparages AXIOM/TERAFLUX. Nothing contained in this document should be construed as granting by implication, estoppel, or otherwise, any license or right to use any copyright without the express written consent of AXIOM/TERAFLUX, its licensors or a third-party owner of any such trademark

MOTIVATION

- Several embedded applications and systems are deployed in scenarios where the system may be subject to several sources of faults
 - E.g., mission-critical applications, space, autonomous cars,
- Systems use more and more smaller microelectronics (e.g., 2 nm)
- PLATFORMS
 - Multicore and tightly interconnected Multicores

What the Electronics provides us


• Integration: 3D stacking → Chiplets + interposer (2.5D), DDR4/DDR5 <u>are</u> 3D stacked



• Technology node: 5(-)nm → 5nm (2nm projected for 2024)



Transistor: FinFET → FinFET (GAA-FET/RibbonFET projected)




G. Hendry, K. Bergman, "Hybrid On-chip Data Networks", HotChips-22, Stanford, CA – Aug. 2010 →As systems get smaller, faults may become much more frequent

Roberto Giorgi http://www.dii.unisi.it/~giorgi

DF-THREADS


(Data Flow Threads)

How DF-Threads work (simplified overview)



- Every instruction can write in any memory location
- High synchronization activity
- Coherency needed on multicores or DSMs
- 1 single instructions failing → the whole system to fails
- Regularization of data exchange
- Less synchronization activity
- No coherency needed
 - Idempotency property (more resilience, lighter checkpointing)

Performance Motivation




Gain in execution time of DF-Threads compared to Open MPI. The benchmark is Blocked Matrix Multiplication for different sizes of the square matrices (216, 432, 864 – the block size is 8 elements) and 1, 2, 4 nodes. FULL-SYSTEM simulation.

- Standard stacks (MPI) have much overhead
- Checkpointing and lockstep-execution may introduce lot of overhead
- Proposal: using a different EXECUTION model by grouping data processing at the THREAD level

R. Giorgi, "Scalable Embedded Computing through Reconfigurable Hardware: comparing DF-Threads, Cilk, OpenMPI and Jump", *ELSEVIER Microprocessors and Microsystems*, vol. 63, Aug. 2018, pp. 66-74.

Roberto Giorgi http://www.dii.unisi.it/~giorgi

THE AXIOM BOARD




EVIDENCE herta







Bidirectional links



UNIQUE FEATURES

CN15: ZynQ JTAG connector

> mode Dip Switch


- SCALABILITY via USB-C cable: building clusters up to 255 boards
- ➤ 4 channels on USB-C cable @ 18Gbps (custom protocol)
- PROGRAMMABILITY via OpenMP: TRANSPARENT FPGA acceleration + CLUSTER distribution
- ARDUINO-UNO socket on board for easy interfacing with the physical world
- 250MHz Trace port Lauterbach compatible
- Open-source software stack + BSP: https://git.axiom-project.eu/ (10⁶+ Lines of C Code!)


http://www.axiom-project.eu/AXIOM_BOARD_GUIDE.pdf
Roberto Giorgi http://www.dii.unisi.it/~giorgi

✓ DELIVERED March 2018

On-the-fly: node addition/removal

- 1 board → ~11s, 2 board(USB-C connected) → ~7s (no optimizations)
- SAME board type, SAME software, NO programming efforts
- Experimenting embedded and cyber-physical scenarios







R. Giorgi, "Scalable Embedded Computing through Reconfigurable Hardware: comparing DF-Threads, Cilk, OpenMPI and Jump", *ELSEVIER Microprocessors and Microsystems*, vol. 63, Aug. 2018, pp. 66-74.

NEW HARDWARE

Roberto Giorgi http://www.dii.unisi.it/~giorgi

12-node GLUON-B cluster (2020-22)








Simplified interconnects: arbitrary topologies are possible up to 255 boards An interconnect self-discovery algorithm creates local routing tables (by EVIDENCE)

Roberto Giorgi http://www.dii.unisi.it/~giorgi

Architecture of a Dataflow Fault Detection Unit (FDU)

Fault Detection Unit (FDU) — System Architecture TSU → supports the Dataflow Execution (what seen so far) L-FDU+L-TSU → core level, D-TSU+D-TSU → node level




FDU Overall Objectives

- Quantitative Objectives
 - QO1: lowering the number of faults by 90% compared to the same overall multi-/many-core processor without reliability techniques
 - QO2: running parallel dataflow programs on a chip in a graceful degradation style even when more than 50% of the cores are permanently faulty as long as the cores are still interconnected
- Focus: fault detection of permanent, intermittent and transient faults

Core-Level Fault Detection by Dataflow Double Execution (DDX)

double execution approach of coarse-grained dataflow threads is a loosely-coupled thread-level redundant execution scheme, which exploits the dataflow execution model and provides support for parallel dataflow applications in order to detect permanent, intermittent, and transient faults



Exploits the **DF-Threads Execution Model** for

- Input Replication
- Redundant Thread Synchronization
- Output Comparison

DDX only needs to duplicate the *continuation* (cf. next slide) of a thread: after the continuation has been copied, both threads can be independently scheduled to different cores for execution, while sharing the same thread frame as input data \rightarrow this means we can additionally exploit data locality by sharing

[Weis14-ijpp-Architectural Support for Fault Tolerance in a Teradevice Dataflow System]

DF-Threads



DF-thread

- A function that expects no parameters and returns no parameters.
 - The body of this function can refer to any memory location for which it has got the pointer through some API function calls (e.g., df_schedule, df_ldframe, ...); a DF-Thread is identified by an object of type dft_t (DF-Thread identifier). In other words:

typedef void (*dft_t)(void)

INPUT_FRAME, OUTPUT_FRAME (a.k.a. CONTINUATIONS)

- INPUT_FRAME: a buffer which is allocated in the local memory and contains the input values for the current DF-Thread.
- OUTPUT_FRAME: a buffer which is allocated in the local memory and contains values to be used by other DF-Threads (consumer DF-Threads)

SYNCHRONIZATION COUNT

 A number which is initially set to the number of input values (or events) needed by a DF-Thread. The SYNCHRONIZATION_COUNT must be decremented each time the expected data is written in an OUTPUT_FRAME


Roberto Giorgi http://www.dii.unisi.it/~giorgi

Dynamic spatial and temporal redundancy of DDX

REPLICATION IN SPACE C_m C_3 C_2 C_1 C_0 C_0 C_1 C_0 C_0

 If it is not possible to schedule all waiting threads to idle cores, since the thread-level parallelism of the original program is using all cores, the scheduler will execute the threads in a temporal redundant way instead of a spatial redundant way

Sphere of Replication for DDX




Roberto Giorgi http://www.dii.unisi.it/~giorgi

RELATED WORK

Roberto Giorgi http://www.dii.unisi.it/~giorgi

Fault tolarence and Checkpointing techniques

- CRAK [Zhong01]
- Epckpt [Pinheiro01]
- Condor [CondorTeam01]
- Libckpt [Plank95]
- Cockeck [Stallner96]
- DMTCP [Ansel09]
- BLCR [Duell02]
- Ckpt [Zandy02]
- Dynamite [Overenider96]
- CHPOX [Sudakkov07]
- Porch [Ramkumar97]
- Esky [Gibson12]
- LAM-MPI [Sankaram04]
- CryoPID [Blackham04]
- Libtchpt [William01]
- Score [Takahashi00]
- FT-MPI [Fagg00]
- DejaVu [Ruscio07]
- C3 [Schulz04]
- MPICH-V [Bosilica02]



[Egwutuoha13-JS-A survey of fault tolerance mechanisms and checkpoint/restart implementations for high performance computing systems]

XKAAPI

- Dataflow and Work-Stealing in KAAPI
- The Kernel for Adaptive, Asynchronous Parallel Interface (KAAPI) is "a C++ library that allows to program and execute multithreaded computations with dataflow synchronization between threads; the library is able to schedule programs at fine or medium granularity in a distributed environment."
- In the KAAPI execution model "a multi-processor system is viewed as a collection of so-called *K*-processors, which can be thought of as kernel threads. A process may consist of several *K*-processors. A *K*-processor in turn executes so-called *K*-threads, which can be thought of as application-level user threads. On a *K*-processor only one *K*-thread is active at a given time. The thread of control is a sequence of non-interruptible tasks. A *K*-processor becomes idle if there are no ready-tasks, i.e. either all tasks have finished execution or they are waiting for data as the result of synchronization. Under the work-stealing strategy, an idle *K*-processor tries to steal a task of a *K*-thread from a randomly selected *K*-processor called *victim*."
- Similar to DF-Threads but done at kernel level; in DF-Threads we have two flavors: i) a user-space implementation and ii) a hardware supported implementation via a coprocessing unit combination (TSU+FDU)

[Jafar05-europar - Jafar, S., Gautier, T., Krings, A., louis Roch, J.: A checkpoint/recovery model for heterogeneous dataflow computations using work-stealing. In: Cunha, J.C., Medeiros P.D.(eds.)Euro-Par -LNCS, vol. 3648, pp. 675–684. Springer, 2005]

Roberto Giorgi http://www.dii.unisi.it/~giorgi

XKAAPI checkpointing

- "Definition of a checkpoint
- A copy of the dataflow graph G represents a consistent global checkpoint of the application. In
 this research, checkpoints are with respect to a process, and consist of a copy of its local Gi must
 representing the stack. The checkpointing protocol must ensure that checkpoints are created in
 such a fashion that G is always a consistent global application state, even if only a single process
 is rolled back.
- The checkpoint of Gi itself consists of the entries of the process stack, i.e., its tasks and their associated inputs, and not of the task execution state on the processor itself. Understanding this difference between the two concepts is crucial. Checkpointing the tasks and their inputs simply requires to store the tasks and their input data as a dataflow graph. On the other hand, checkpointing the execution of a task usually consists of storing the execution state of the processor as defined by the processor context, i.e., the processor registers such as program counters and stack pointers as well as data. In the first case, it is possible to move a task and its inputs, assuming that both are represented in a platform-independent fashion. In the latter case the fact that the process context is platform-dependent requires a homogeneous system in order to perform a restore operation or a virtualization of this state"
- How this extends to a generic shared-memory computation?

[Jafar05-iceit-Theft_induced_checkpointing_for_reconfigurable_dataflow_applications]

Roberto Giorgi http://www.dii.unisi.it/~giorgi 22

RMT - Redundant Multi-Threading




Figure 1. Fault Detection Using SRT, Lockstepped Microprocessors, and CRT. Specifically, in our implementations, the microprocessor pipelines, input replicators, and output comparators are on the same chip. The "rest of the system" is split into on-chip components (L2 cache, memory controllers, on-chip router) and off-chip components (memory, disks, other I/O devices).

- RMT performs duplication of threads, feeding them with identical inputs, but the outputs are still compared at instruction level like in lockstep execution
- RMT detects both transient and permanent faults
- RMT operates on sequential programs

[Mukherjee02-isca-Detailed design and evaluation of redundant multithreading alternatives]

TLR – Thread-Level Redundancy




Figure 2. The operation of the TLR architecture: the computing and verification wavefronts and the epochs. Due to branch predictions and prefetching provided by the computing wavefront, threads in the verification wavefront have different timing and are generally faster.

- TLR compares the state of two wavefronts <u>at epoch boundaries</u> (typically thousands of instructions)
- The "state" of the thread could be very complex and involve many hardware resources (registers, caches, memory, ...)
 - Practical solution: use store buffers
- Non-determinism has to be suppressed to compare the wavefronts

[Rashid08-hpca-Supporting_highly_decoupled_thread_level_redundancy_for_parallel_programs]

LBRA – Log-based Redundant Architecture





Figure 1. LBRA Hardware Overview. Shadowed boxes represent the added structures.

- Similar to RMT: two hardware threads are executed in a redundant way
- Redundant threads are assimilated as Virtual Transactions
- Using Hardware Transactional <u>Memory (HTM) buffers</u>
 <u>to detect if two virtual transaction</u>
 <u>are experiencing faults</u>
 by comparing verification signatures
- Producer/Consumer registers track the shared areas of a thread to avoid spreading of faults
- 5% slowdown in average on some PARSEC and SPLASH-2 benchmarks

[Sanchez10-hipc-A log-based redundant architecture for reliable parallel computation]

Roberto Giorgi http://www.dii.unisi.it/~giorgi 25

REUNION



- does not require complex hardware to duplicate data; key idea: data is naturally fetched on redundant cores
- if loaded values are different: an error has occurred and detected (similar to a data-race)
- it requires lock-stepping in the case of data-races between redundant stores, increasing communication among cores and complicating redundant thread management

[Smolens06-micro-Reunion_Complexity_Effective Multicore Redundancy]

Roberto Giorgi http://www.dii.unisi.it/~giorgi

DCC - Dynamically Coupled Cores

- DCC is an architectural technique that allows arbitrary CMP cores to <u>verify each other's execution</u> while requiring no static core binding at design time or dedicated communication hardware
- Sanchez et al., later showed hat DCC requires fast result comparison, which makes its use in tiled architectures, which communicate by a network-on-a-chip, inefficient and may induces high overhead for redundant execution

[LaFreida07-dns-Utilizing_Dynamically_Coupled_Cores_to_Form_a_Resilient_Chip_Multiprocessor]


Advantages of DDX over conventional lock-step architectures

- Result comparison can be restricted to data that is consumed by subsequent threads
- Result propagation is only required when a thread has finished execution, which inherently supports deferred memory updates
- Redundant threads are synchronized at thread level
 - This enables the exploitation of the scalability of the dataflow model for redundant thread pairs
 - In particular, the D-TSU scheduler can take advantage of underutilized cores

DDX EVALUATION

DDX node utilization and net performance degradation


(in case of zero faults)





Performance Degradation = $\frac{(TDX - TDF)}{TDF}$ (i.e., overhead)

TDX=TIME for DATAFLOW DOUBLE EXECUTION TDF=TIME for regular DATAFLOW EXECUTION

- In classical lockstepping, we have always a degradation greater than 1
- In DDX the degradation can be less than 1 (as we can use idle time of available cores) and it improves (it's decreasing) if the system is not fully loaded at any time









[Weis15-ijpp]

Performance degradation of pure thread restart recovery (when injecting faults, but no DDX!)





Although an MTTF of 0.1
 is already an artificially
 high failure rate,
 the DDX thread restart
 recovery
 can be efficiently used,
 even with increasing
 failure rates

$$Performance\ Degradation = \frac{(TDX - TDF)}{TDF}$$

TDX=TIME for DOUBLE EXECUTION
TDF=TIME for regular DATAFLOW EXECUTION

Roberto Giorgi http://www.dii.unisi.it/~giorgi

[Weis15-ijpp]

DF-Thread benchmark characteristics

- Further analyzing the two scenarios with more benchmarks
 - High utilization large number of DF-threads


Benchmark	HighUtil Input Set		$\operatorname{HighUtil}$				
Fibonacci	n: 36, cut-off: 20		Fibonacci	Matmul	Sparse	Cholesky	
Matmul Sparse LU Cholesky	Blocks: 12×12 , Block Size: 16×16 Matrix Size: 512×512 , Block Size: 16×16 Matrix Size: 512×512 , Block Size: 16×16	# Thrds # tread # twrite	5,168 56,841 5,167	1,728 1,369,153 1,369,154	4,005 90,499 7,915	7,536 200,505 17,920	

• Low utilization – smaller number of DF-threads

Benchmark	Low Util Input Set		LowUtil					
Fibonacci	n: 35, cut-off: 28		Fibonacci	Matmul	Sparse	Cholesky		
Matmul	Blocks: 6×6 , Block Size: 16×16	# Thrds	68	217	701	1,208		
Sparse LU	Matrix Size: 256×256 , Block Size: 16×16	# tread	741	175,753	12,772	27,645		
Cholesky	Matrix Size: 256×256 , Block Size: 16×16	# twrite	67	175,754	1,083	2,432		

[Weis15-phd_thesis-Fault_Tolerant Coarse_Grained Data_Flow Execution]

Graceful degradation of DDX w/permanent faulty cores







Figure 7.8: Graceful degradation of double execution, when 0-7 PEs are permanen faulty in the 4 and 8 PE systems (HighUtil).

Figure 7.9: Graceful degradation of double execution, when 0-8 PEs are permanent

faulty in the 16 and 32 PE systems (High Util).
[Weis15-phd_thesis-Fault-Tolerant Coarse-Grained Data-Flow Execution]

Transient faults (high utilization)




- Execution time normalized to fault-free DDX
 - We inject faults at a fixed time interval of 10 us
 - After a fixed number of faults, the system stops the injection and proceeds without faults
 - We investigate the impact of 5 and 10 faults on the simulated system configurations
- Thread restart recovery has a negligible effect

[Weis15-phd_thesis-Fault_Tolerant Coarse_Grained Data_Flow Execution]

Roberto Giorgi http://www.dii.unisi.it/~giorgi

Transient faults (low utilization)




- Execution time normalized to fault-free DDX
 - We inject faults at a fixed time interval of 10 us
 - After a given number of faults, the system stops the injection and proceeds without faults
 - We investigate the impact of 5 and 10 faults on the simulated system configurations
- The Fibonacci benchmark, which executes only 68 threads, suffers from a significant overhead, in particular when 10 threads are restarted

[Weis15-phd_thesis-Fault_Tolerant Coarse_Grained Data_Flow Execution]

Roberto Giorgi http://www.dii.unisi.it/~giorgi

On-the-fly recovery from a hard fault on 32 nodes




- A single application was utilizing all the 32 nodes during the fault
- It remains unaware as the system detects the fault and automatically recovers and redistributes the abandoned task to the remaining cores

[Fuchs18-ms_thesis-Fault-Tolerant Operating System for Many-core Processors]

Roberto Giorgi http://www.dii.unisi.it/~giorgi


Hard-fault recovery process



- 1. A hard-fault is injected into one of the nodes
- 2. The remaining nodes still have plenty of work to do that does not depend on results from the abandoned tasks of the failed node
- 3. Throughput begins to fall until it reaches zero when there are no ready tasks left to execute
- 4. The FDU detects missing heartbeats from the faulty node, so the work from the failed node is rebalanced
- Throughput reaches 75% of the previous value as only 3 out of 4 nodes are now active
- 6. All work is complete

A single application is running on 128 cores (4 nodes with 32 cores each)
There are ~86k threads to execute with an 807 us average duration per thread
Recovery time is about 400 us [Fuchs18-ms_thesis-Fault-Tolerant Operating System for Many-core Processors]

Recovery with longer thread duration



870 us average thread duration

1600 us average thread duration

[Fuchs18-ms_thesis-Fault-Tolerant Operating System for Many-core Processors]

Roberto Giorgi http://www.dii.unisi.it/~giorgi

Conclusions

- Dataflow Threads (DF-Threads) have the potential to provide several benefits
 - Reduced (or eliminated) contention, no need for cache coherency
 - Improved performance due to reduced synchronization hardware and software
 - Graceful degradation of performance in case of faults, the system continues to work!

THANKS FOR YOUR KIND ATTENTION

Roberto Giorgi
University of Siena, Italy

Extending Performance and Reliability via Thread-Level Dataflow Management





Edge computing: the BRAINE Solution Big data pRocessing and Artificial Intelligence at the Network Edge



Filippo Cugini, CNIT, IT Vojtěch Janů, CTU, CZ Martin Ron, Factorio Solutions, CZ

BRAINE: Big data pRocessing and Artificial Intelligence at the Network Edge
H2020 ECSEL JU Grant No. 876967
https://www.braine-project.eu/





*	The	BRAINE project
		Objectives
		Edge Micro Data Center
		Use case overview
*	BRA	NINE Network programmability at the edge
		Openflow
		P4
		P4 at the edge: applications
*	BRA	AINE Use case on Factory 4.0
		Motif discovery
		Multi-Agent production planning



BRAINE Project Overview



- + H2020 ECSEL RIA
- Start Date: May 1st, 2020
- Duration: 36 months
- 27 Partners from 14 Countries
- Budget: 16.3 M













































BRAINE Goal




- The BRAINE project's overall aim is to boost the development of Artificial Intelligence (AI) at the Edge
- BRAINE's overall aim will be reached by targeting specific fine-grained goals:
 - Developing an **energy efficient Edge Micro Data Center (EMDC)** that offers Big Data processing and AI capabilities at the Edge.
 - Devising an Edge Computing infrastructure that offers control, computing, **acceleration**, storage, and 5G networking at the Edge for low latency applications.
 - Developing a **secure**, distributed and partly-autonomous system that takes data privacy and sovereignty into account on each and every decision regarding workload placement, data transfer, and computation.
 - ☐ Testing and demonstrating the effectiveness and generality of the BRAINE approach by evaluating multiple real-world use cases and scenarios that exhibit the required scalability, security, efficiency, agility, and flexibility concerns.




BRAINE Edge Micro Data Center (EMDC) Hardware




- BRAINE will develop a modular Edge Micro Data Center (EMDC) including:
 - □ Heterogeneous and modular platform encompassing HW Acceleration (CPU, GPU, FPGA)
 - ✓ Board design
 - ✓ Cluster design
 - ☐ Innovative **cooling system** (specific design for no energy cooling, graphene nano-fluids, etc.)
 - ☐ Non-volatile **memory**
 - Embedded **programmable networking** capibilities (6.4Tb/s ASIC, smart NICs)
 - ☐ Integration with **5G** and optical metro connectivity for efficient movement of data
 - ☐ Embedded security developed for the AI hardware (data integrity, confidentialy, cryptographic functionalities, etc)













BRAINE Edge Micro Data Center (EMDC)










BRAINE EMDC SW



BRAINE will develop an efficient data management and control system supporting AI






BRAINE Use Cases



- BRAINE will demonstrate edge computing enabling AI through four use cases (UC) :
 - ☐ Healthcare Assisted Living
 - Robotics and Factory 4.0
 - ☐ Industry 4: SemiConductor Supply Chain.
 - ☐ Smart cities/Campus: Multi-tenant real-time AI video analytics






BRAINE Use Case: Healthcare Assisted Living



- Intelligent Hospital & Remote Patient Monitoring
- Specific objective: AI Digital Twins for patients
 - ☐ Cyber-bio-physical model of the system
 - ☐ Heterogeneous and innovative sensors (wearable bracelets, home sensors, beacons, medical diagnostic equipment, mobiles, etc)
 - ☐ Automated parameter monitoring (pulse, ECG, HR, PPG, SpO2, BP, Galvanic skin, respiration, body temperature, emotional status), including environmental data (room temperature, humidity, etc.)
 - □ Real-time Al-driven analysis diagnose abnormalities in order to predict and identify emergencies.






BRAINE Use Case: Smart cities



Final demo in 2023





BRAINE Use Case: Robotics and Factory 4.0



Digital twin of a robotic actuator network, at the edge





BRAINE Use Case: Industry 4.0 in SemiConductor Supply Chain



Move current cloud-based semiconductor supply chains and manufacturing to the edge for time-saving data generation and real-time processing








*	The	BRAINE project
		Objectives
		Edge Micro Data Center
		Use case overview
*	BRA	INE Network programmability at the edge
		Openflow
		P4
		P4 at the edge: applications
*	BRA	AINE Use case on Factory 4.0
		Motif discovery
		Multi-Agent production planning



Network programmability: openflow



 Match-action flow rules over the entire packet header stack allows dynamic behavior and network functions on the same device





Network programmability: openflow



L2 Switch	Switch Port	MAC src								TCP dport	Action
	*	*	00:1f:	*	*	*	*	*	*	*	port6



Network programmability: openflow



VLAN	Switch	MAC	MAC	Eth	VLAN	IP	IP	IP	TCP	ТСР	Action
Switching	Port	src	dst	type	ID	Src	Dst	Prot	sport	dport	ACCION
		-	-		-	-		-	-		port6,
	*	* (00:1f	*	vlan3	*	*	*	*	*	port7,
											port9



Network programmability: openflow



Routing	Switch Port	MAC src	MAC dst	Eth type	VLAN ID	IP Src	IP Dst	IP Prot	TCP sport	TCP dport	Action
	*	* *		*	*	*	5.6.7.8	*	*	*	port6



Network programmability: openflow



TCP Flow Switch Port


Switch	MAC	MAC	Eth	VLAN	IP	IP	IP	TCP	ТСР	Action
Port	src	dst	type	ID	Src	Dst	Prot	sport	dport	ACTION
	-	•					•			

port3 00:20.. 00:1f.. 0800 vlan1 1.2.3.4 5.6.7.8 4 17264 80 port6



Network programmability: openflow







Openflow: limitations






Programmable networking: P4



- The P4 technology has been conceived to program pipelines and functions of a switch
- High-level, aims to be platform agnostic, highly re-configurable





Programmable networking: P4 language



- Custom pipelines with conditional execution
 - allowed complex conditional control and dedicated per-packet treatment, packet cloning and recirculation features
- Custom flow tables
 - customize flow entries
- Custom actions
 - ☐ improved operation flexibility
- Stateful objects management (meters, registers, counters)
 - enable Finite state machines (FSM), context/history-based decisions, computational algorithms
- Programmable packet metadata
 - enriched packet extra-information processing
- Programmable extra headers
 - new custom protocols/stacks



P4-enabled functionalities




- A. Monitoring and Telemetry
- B. Latency-aware scheduling and forwarding
- C. 5G function acceleration
- D. Cyber-security




A. Monitoring and Telemetry



- The most successful P4 application provides advanced monitoring and telemetry capabilities.
- For example, In-band Telemetry (INT) enables the introduction of custom packet headers including metadata such as timestamps and the time spent in the traversed queues.
- This enables accurate monitoring across the whole network, potentially leading to improved traffic engineering solutions.
- INT can be enforced at the IoT/Terminal





BRAINE Project

Image source: https://onlinelibrary.wiley.com/doi/full/10.1002/nem.2080


24



A. Monitoring and Telemetry



Telemetry enhanced as in-band communication channel among network nodes







B. Latency-aware scheduling and forwarding



- In-band telemetry applied to serverless edge services
- After detection of an alarm condition, serverless function replacement has been completed in 9 ms






I. Pelle, et al, "Fast Edge-to-Edge Serverless Migration in 5G Programmable Packet-Optical Networks", OFC 2021



C. 5G function acceleration



P4 has the capability to offload specific 5G functions, such as the User Plane Function (UPF), directly performing protocol encapsulation/decapsulation function and traffic steering






D. Cyber-security



- The stateful capabilities of P4 nodes enables the implementation of in-network firewalling solutions operating at wire speed and potentially deployable in all metro nodes.
- This would constitute a distributed security barrier across the entire network.







BRAINE Closed-loop solution



Closed-loop K8Sscheduler-controller-infrastructure-telemetry-SLAbroker










BRAINE Dissemination



- www.braine-project.eu
- https://www.instagram.com/braine_project/
- https://twitter.com/BraineProject
- https://www.linkedin.com/company/braineproject









Outline




- The BRAINE project
 - Objectives
 - Edge Micro Data Center
 - ☐ Use case overview
- BRAINE Network programmability at the edge
 - Openflow
 - P4
 - P4 at the edge: applications
- BRAINE Use case on Factory 4.0
 - Motif discovery
 - Multi-Agent production planning



Acknowledgment







This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 876967. The JU receives support from the European Union's Horizon 2020 research and innovation programme

https://www.braine-project.eu/





Use Case: Motif Discovery (MOD)

Martin Ron, FS, martin.ron@factorio.cz


BRAINE: Big data processing and Artificial Intelligence at the Network Edge
H2020 ECSEL JU Grant No. 876967
https://www.braine-project.eu/




Motif Discovery in Detail



- Motivation:
 - □ Connect manufacturing process shape with products.
 - ☐ Deviations in process shape may be associated with product quality loss.



To achieve this, we need to:






Platform: Motif Discovery



- Each device has its own Digital Twin (DT) model running in separate K8 pod.
- Sensor-dependent interface can be e.g., OPC UA, TCP/IP or UDP stream or through some database exchange.





MOD Workflow | Connecting Device and Database




- From MOD tool perspective, the device is a collection of semanticly related sensory datastreams.
 - ☐ It can be, e.g., RPMs of a motor in a room and the room's temperature if they correlate. This would be a device made of two data-streams.
- Every following step requires the device to be configured.
- User specifies:
 - ☐ Data-streams of all sensors of device connects to their online sources.
 - ☐ Database for storing the data on the Edge raw sensory data are stored there.
 - ☐ Database for storing segmented time series segments of sensory data.
 - □ Database for storing detection models models coming from ML task on top of the sensory data.



MOD Workflow | Discovery Phase



- Overview:
 - Discovery phase searches batches of continuous data for repeated patterns and segments them into structured datasets.
- Pre-requisite:
 - Device data were collected for some time and are available in the database.
- User steps:
 - ☐ User invokes Discovery on a single device on selected historic horizont.
 - Discovery is any-time algorithm, the more time it gets, the better results it yields.
 - ☐ User asks for results, MOD presents him dictionary of proposed patterns, user can dismiss the proposal (continue searching) or accept it.
 - Accepted dictionary is persistently stored.
 - √ It serves as a parameter for following learning phase.



26/04/2022 BRAINE Project !


446



MOD Workflow | Discovery Phase



Motif (pattern) discovery and then segmenting batched continuous sensory data-stream.






MOD Workflow | Discovery Phase | Pipeline Abstraction



- Parallelizable pipeline, at least one pipeline for multiple batches.
- #Batches:#Pipelines = M:N, but usually M:1.






MOD Workflow | Learning Phase



- Overview:
 - ☐ Learns what particular patterns look like and their deviations from structured dataset
- Pre-requisite:
 - ☐ Dictionary of segmented patterns.
- User steps:
 - User invokes Learning on a single device on selected dataset (dictionary of patterns).
 - ☐ Learning runs for certain time (depends on amount of data).
 - Predictive detection model is persistently stored.
 - ✓ It serves as a parameter for following Online detection phase.






MOD Workflow | Learning Phase



Learn model for each of discovered motifs.






MOD Workflow | Learning Phase | Pipeline Abstraction



- Parallelizable pipeline, at least one for multiple models trained in series.
- #PatternCollections:#Pipelines = M:N, but usually M:1.





MOD Workflow | Online Detection Phase



Models DB

Models Dictionary

Online Detection of

Model with Deviation

Detected

Model/Deviation

Cloud

Presentation

Channel




☐ Monitoring watchdog system supervises the device and takes actions when deviation occurs.

Pre-requisite:

- ☐ Predictive model of discovered patterns is available.
- ☐ Device is feeding the data-streams with current sensory data.

User steps:

- ☐ User configures presentation channel (thin client, mail notification etc.).
- User defines what happens with deviations.
- ☐ User starts online detection.
- □ Detection runs continuously 24/7.
 - ✓ When deviation occurs, defined actions happen (notification, labeled segment is stored into DB etc.)
- User can stop online detection when needed.



Device's

Sensory

Data-stream



MOD Workflow | Online Detection Phase – Digital Twin



Models

DB

Models

Dictionary

Online Detection of

Model with Deviation

Detected Model/Deviation

Cloud

Presentation

Channel

Device's

Sensory

Data-stream


- Overview:
- Similar to Online Detection Phase.
 - ☐ The Digital Twin resides in Cloud and consumes calls from online detection whenever a known pattern is detected nad thus segmented out from the stream.
- Pre-requisite:
 - Predictive model of discovered patterns is available.
 - ☐ Device is feeding the data-streams with current sensory data.
- User steps:
 - ☐ User configures connection to the Cloud application.
 - ☐ User defines what happens with deviations.
 - ☐ User starts online detection.
 - □ Detection runs continuously 24/7.
 - √ When deviation occurs, defined actions happen (notification, labeled segment is stored into DB etc.)
 - ☐ User can stop online detection when needed. This notifies Cloud about planned disconnect.




MOD Workflow | Online Detection Phase – Digital Twin



- Finite-state Automaton or Hidden Markov model.
- Stochastic timed transitions between discrete states.





26/04/2022 BRAINE Project **13**


454



MOD Workflow | Detection Phase | Pipeline Abstraction



- One pipeline per one IoT device.
 - ☐ Models DB used for configuring the pipeline.
- #Devices:#Pipelines = 1:1.









Acknowledgment







This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 876967. The JU receives support from the European Union's Horizon 2020 research and innovation programme

https://www.braine-project.eu/





Multiagent production planning

Vojtěch Janů, CTU, vojtech.janu@cvut.cz

BRAINE: Big data pRocessing and Artificial Intelligence at the Network Edge
H2020 ECSEL JU Grant No. 876967
https://www.braine-project.eu/






- Manufacturing of customized products
- Small batches
- Different products on one production line
- Maximum flexibility
- Continuous production (Autonomous error handling)






- In production one step of planning consists of
 - ☐ Resource transportation
 - ☐ Product transportation
 - Desired operation
- steps branching and chaining







- Common solution to the production planning -> use planner
- Planner advantages:
 - ☐ Can find optimal solution
 - ☐ Multiple existing algorithms and solvers
- Planner disadvantages:
 - ☐ Long planning time (grows exponentially with number of states e.g. machines)
 - □ new product order -> new plan
 - ☐ Change to the process (runtime error) -> new plan



17/05/2022 BRAINE Project

461





- Agent based reactive planning
- Reactive planning advantages
 - ☐ Planning on the go -> natural reactivity
 - ☐ Distributed computation -> Low planning time
- Reactive planning disadvantages
 - Only suboptimal
 - ☐ No existing up-to-date implementation





- Development of Agent based multiagent architecture
 - Build on top of production ready IT technologies (Kubernetes, Docker/Containerd, Spring, Zookeeper, RabbitMQ...)
 - Inspired by enterprise microservice architecture
 - Inspired by FIPA agent architecture
 - Incorporate Industry 4.0 technologies (OPC UA, MQTT,...)
- Devise methods for flexible manufacturing and production planning
 - Focus on SME
























Agent based reactive planning



- Each agent provides some capabilities to others (acts in FIPA)
 - ☐ Capabilities can be physical eg. Mount
- Agents can query and respond to other agents
- Some agents (product agents) initiate the coversation



REST, OPC UA, MQTT, Profinet, Modbus (hardware commands, data collection)

Multi-agent communications

17/05/2022 BRAINE Project



Product description




- Product description in steps:
 - 1. Place board
 - 2. Place first dragon
 - 3. Place second dragon
 - 4. Place third dragon







Plan – Commit - Execute






Multi-agent platform in Braine




- Multiagent platform can run across multiple EMDC (Edge Micro Data Center)
- Utilizes functionality of Braine such as Workload placement, SLAs, etc.








- Uses RabbitMQ as a broker
- Uses AMQP as a communication protocol








Agent architecture allows asynchronous message handling





Acknowledgment









This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 876967. The JU receives support from the European Union's Horizon 2020 research and innovation programme

https://www.braine-project.eu/

5/17/2022 BRAINE Project **13**



NAS based training is beyond the reach of most organizations
 NLP models are growing...





Full architecture search for a big transformer model requires


- 979M training steps and
- 32,623hours of TPU or 274,120 hours on 8 P100 GPUs,
- carbon footprint equivalent to the lifetime of 5 US cars.

Emma Strubell, Ananya Ganesh, and Andrew McCallum. "Energy and Policy Considerations for Deep Learning in NLP". In: Proceedings of the 57th Annual Meeting of the Association for Computational Linguistics. Florence, Italy: Association for Computational Linguistics, July 2019, pages 3645–3650









What is Special About "Embedded"?

Resource limitations

	Embedded	Server farm
Computation [flop]	$30 - 1800 \cdot 10^{12}$	$86 \cdot 10^{18}$
Memory [bit]	10^{10}	10^{15}
Power [W]	5-100	$10^3 - 10^6$
Energy [Wh]	48-1000	$200\cdot 10^6$

Computation Embedded refers to an Nvidia Jetson Nano running 1 min and 1 hour, respectively. Computation server refers to the computation needed for the 40 day experiment with AlphaGo Zero Energy embedded refers to a mobile phone and to a car battery, respectively. Energy server refers to the 40 day experiment for AlphaGo Zero.

TU

Embedded Machine Learning

Exploring Parallelization for Multi Layer Perceptrons

Zhonghai Lu, KTH

Part II Exploring the Design Space


Axel Jantsch, TU Wien


TU



Exploring Parallelization for MLP Hardware Acceleration

Prof. Zhonghai Lu, <u>zhonghai@kth.se</u> KTH Royal Institute of Technology







Multi-Layer Perceptron (MLP) is important

- MLPs are universal function approximators as shown by Cybenko's theorem*.
 - They can be used to create mathematical models by regression analysis.
- MLPs represent 61% of inference workloads in Google's data centers.
 - One MLP is **BrainRank**, the algorithm for ranking search results.
- A major Al model for Facebook's products and services including ads, news feed, search, sigma etc.
 - Cybenko, G. "Approximation by superpositions of a sigmoidal function". Mathematics of Control, Signals, and Systems, 2(4), 303–314, 1989.
 - K. Hazelwood et al., "Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective," HPCA 2018, pp. 620-629



Inference workloads in Google's Data Centers

 MLPs represent 61% of total inference workloads while CNNs and LSTMs take 19% and 5%, respectively.

Name LOC	100	Layers					Nonlinear	Weights	TPU Ops /	TPU Batch	% of Deployed
	FC	Conv	Vector	Pool	Total	function	weights	Weight Byte	Size	TPUs in July 2016	
MLP0	100	5				5	ReLU	20M	200	200	61%
MLP1	1000	4				4	ReLU	5M	168	168	
LSTM0	1000	24		34		58	sigmoid, tanh	52M	64	64	29%
LSTM1	1500	37		19		56	sigmoid, tanh	34M	96	96	
CNN0	1000		16			16	ReLU	8M	2888	8	5%
CNNI	1000	4	72		13	89	ReLU	100M	1750	32	

Table 1. Six NN applications (two per NN type) that represent 95% of the TPU's workload. The columns are the NN name; the number of lines of code; the types and number of layers in the NN (FC is fully connected, Conv is convolution, Vector is self-explanatory, Pool is pooling, which does nonlinear downsizing on the TPU; and TPU application popularity in July 2016. One DNN is RankBrain [Cla15]; one LSTM is a subset of GNM Translate [Wu16]; one CNN is Inception; and the other CNN is DeepMind AlphaGo [Sil16][Jou15].

One MLP is the heart of BrainRank, the algorithm for ranking search results.

N. P. Jouppi, C. Young, N. Patil, D. Patterson, G. Agrawal et al., "In-datacenter performance analysis of a tensor processing unit," ISCA 2017, pp. 1–12.



Facebook services leveraging ML

- Ads: determines which ads to display to a given user.
- News Feed: ranking algorithms help people see the stories that matter most to them first, every time they visit Facebook.
- **Search**: launches a series of distinct and specialized sub-searches to the various verticals, e.g., videos, photos, people, events, etc.
- Sigma is the general classification and anomaly detection framework for internal applications.

Models	Services
Support Vector Machines (SVM)	Facer (User Matching)
Gradient Boosted Decision Trees (GBDT)	Sigma
Multi-Layer Perceptron (MLP)	Ads, News Feed, Search, Sigma
Convolutional Neural Networks (CNN)	Lumos, Facer (Feature Extraction)
Recurrent Neural Networks (RNN)	Text Understanding, Translation, Speech Recognition

TABLE I

MACHINE LEARNING ALGORITHMS LEVERAGED BY PRODUCT/SERVICE.

K. Hazelwood et al., "Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective," 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), 2018, pp. 620-629,




Outline

- MLP hardware designs
 - Intra-layer parallelization: layer-after-layer processing, but computing multiple neurons of the same layer in parallel
 - Inter-layer parallelization: break layer-after-layer processing, enabling processing multiple neurons of two layers in parallel
- Evaluation
- Conclusion



MLP(M, N, S)

• Different representations of MLP: graphical, math, software




$$\begin{split} \vec{H} &= f(W_{S\times M} \times \vec{X} + \vec{b}) \\ \vec{Y} &= f(W_{N\times S}^{'} \times \vec{H} + \vec{b'}) \end{split}$$

$$\begin{array}{c} hidden \\ layer \\ \hline \\ for (int \ i = 0; \ j < S; \ j + +) \\ for (int \ i = 0; \ i < M; \ i + +) \\ \hline \\ H[j] + = W[j,i]*X[i]; \\ for (int \ k = 0; k < N; \ k + +) \\ \hline \\ for (int \ j = 0; \ j < S; \ j + +) \\ \hline \\ Interpretation \\ \hline \\ Y[k] + = W'[k,j]*H[j]; \\ \end{array}$$


Sequential layer-after-layer processing



Design with a single hardware neuron



- Fully serialized execution: Temporally reuse one hardware neuron.
- Most area-efficient




- Latency: S+N cycles
- · Area: one hardware neuron



Parallelism in MLP


- Each layer is parallel computation
- Layer to layer execution is dependent




- How to exploit parallelism?
- What kinds of parallelization possible?
 - Intra-layer parallelization
 - Inter-layer parallelization



Design with one-layer hardware neurons




- Intra-layer parallelization: each layer is fully parallel
- No pipeline




- Latency: 2 cycles
- Area: S or N hardware neurons
- Throughput: 0.5



Design with all hardware neurons




- Intra-layer parallelization: each layer is fully parallel
- Layer pipeline (2 pipeline stages)




- Latency: 2 cycles Area: S+N hardware neurons
- Throughput: 1



Intra-layer parallelism in different granularity





- Partition computation of one layer into multiple computational blocks
- Intra-layer optimization: Area = 2 hardware neurons, Latency $\left[\frac{S}{2}\right] + \left[\frac{N}{2}\right]$ cycles



Pareto front

Now we have a classic trade-off space to play with intra-layer parallelization

```
1 neuron, S+N cycles 2 neurons, \left|\frac{S}{2}\right|+\left|\frac{N}{2}\right| cycles 4 neurons, \left|\frac{S}{4}\right|+\left|\frac{N}{4}\right| cycles
```

• •

However, all these are layer-after-layer execution.


- Can we break the layer-after-layer execution, parallelize the two-layer computation?
- If and what do we gain by doing so?



The Pareto front for the MLP designs

- A: area = 1 neuron, latency = S+N cycles
- B: area = S+N neurons, latency = 1 cycle (no pipeline)
- C: area = S+N neurons, latency = 2 cycles (pipelined)


• D: area = 2 neurons, latency $\left[\frac{S}{2}\right] + \left[\frac{N}{2}\right]$ cycles






Analysis of layer-after-layer execution


- 1) The layer-after-layer processing results in sequential execution among layers, thus prevents the computation overlapping between layers and the further performance improvement beyond intra-layer optimization.
- 2) The layer-after-layer processing cannot immediately reuse the computed neuron, resulting in unnecessary buffer writes and reads for early computed neurons in the previous layer.





Inter-layer optimization: Parallelize the two-layer computation





Can we parallelize the processing of two layers at the same time?

· Yes, after the minimal dependence is resoled.




Benefits of the inter-layer parallelism

The benefits of the inter-layer optimization and overlapped layer processing:

- Immediate inter-layer data reuse
- Partial sum reuse in the output layer
- Extensible for more than one hidden layer



Inter-layer optimization in math



How is the output layer computed in mathematical representation?




Inter-layer optimization in software

- 1. No data dependency between iterations of *loop_S2*, *i.e.* different *loop_Ns*. → exchnage loop_S2 and loop_N.
- New loop_S2 can be merged into loop_S1. H[j] is used immediately after its calculation done. → the two layers' execution is combined into one iteration of the same loop. That's what we call inter-layer optimization.



Two-neuron architecture



Reference design is a two-neuron architecture, approximately two equivalent hardware neurons.

- 2 stages:
 - Loop_M → stage 1
 - Loop_N → stage 2
- Stage 1:
 - Compute one complete neuron each time
- Stage 2:
 - Accumulate N partial sum of N different neurons.



Comparisons

For a typical MLP(M, S, N)

TABLE I COMPARISON OF THE THREE MLP ARCHITECTURES


Item	Single-Neuron	Two-Neuron	All-Neuron
Area Cost (Unit)	MULT:M ADD:M SIG:1:REG:1	MULT:M, MAC:N ADD:M SIG:N+1;REG:N+1	MULT:S×(M+N) ADD:S×(M+N) SIG:S+N;REG:S+N
Performance	(S+N) cycles	(S+1) cycles	2 cycles
Weights BW (data/cycle)	M+1	M+1 for Weight buffer1 N for Weight buffer 2	S×M+S (hidden layer) N×S+N (output layer)

^aOther area costs such as controllers are not considered here.



From MLP to DNN


Can the inter-layer optimization be applied to many hidden layers?



Assume that $M = S_1 = S_2 = ... = N = S$, where S_i is the number of neurons in the i^{th} layer.



Execution pipeline of a FC-DNN on two-neuron





Comparisons for FC-DNN

COMPARISON OF THE THREE ARCHITECTURES FOR FC-DNN.

Item	Single-Neuron	Two-Neuron	All-Neuron
Performance	LS	$\lceil L/2 \rceil \times (S+1)^*$	L
Speedup $[L \uparrow S \uparrow]$	1	2	S
Relative Area	1	2	LS
RPAP Ratio	1	1	L


L computation layers, S neurons per layer.

RPAP: Relative Performance-Area Product.

^{*} When L is odd, there is "-1" in the performance formula.



Evaluation of performance scalability




Direct results from the analysis table (L=2).

MLP(N) to represent MLP(N,N,N)



Evaluation of weight bandwidth



MLP(N) to represent MLP(N,N,N)




Hardware synthesis and results

- Verilog® RTL, Design Compiler®, No P&R.
- @200 MHz for all the configurations
- 16-bit fixed-point integer
- let M = S = N, MLP(N) to represent MLP(N;N;N)
- MLP(4)/ MLP(8)/ MLP(16)/ MLP(32)/ MLP(64)/ MLP(128) are evaluated.
 - For All-Neuron architecture, MLP(64) and MLP(128) are omitted because of too much area and too many connection wires. Synthesis cannot finish properly.




Relative Area Cost over Single-Neuron





Relative power and energy


Relative power (the left Y-axis and the bars) and energy consumption (the right Y-axis and the lines).





Comparisons with a related work

Comparison with RNA[11], a PE-based Reconfigurable Neural Architecture, @65nm, 500MHz



Physic view of Two-Neuron

COMPARISON WITH A STATE-OF-THE-ART MLP ACCELERATOR

Item	Two-Neuron MLP(8, 8, 8)	RNA [11]	
Multiplier	8	=	
MACs	8	16	
Adders	8	16	
Sigmoid	9	16	
Frequency	500MHz@65nm	500MHz@65nm	
Computation Area(P&R)	96,720 um^2	$183,184 \ um^2$	
Execution time of MLP(8, 8, 8)	9	16	

RNA: Reconfigurability for several aspects, Scalability for CNN Area: Only computational parts concerned.

 F. Tu, S. Yin, P. Ouyang, L. Liu, and S. Wei, "Reconfigurable architecture for neural approximation in multimedia computing," IEEE Transactions on Circuits and Systems for Video Technology, vol. 29, no. 3, pp. 892–906, 2019.



Conclusion

- MLPs can be parallelized for intra-layer and inter-layer computation.
 - Intra-layer parallelization follows sequential layer-after-layer processing while exploiting parallelism per layer.
 - Inter-layer parallelization breaks the sequential layer-after-layer processing while exploiting parallelism *cross layer*.
- Inter-layer optimization allows overlapped layer processing, beneficial for low-latency small-area implementations.
 - The two-neuron reference design is evaluated together with oneneuron, all-neuron designs.
 - It opens new opportunity to improve the performance and energy efficiency of MLP hardware, besides the conventional approach.




Thanks for your attention!


Shenggang Chen and Zhonghai Lu. "Hardware Acceleration of Multi-layer Perceptron Based on Inter-layer Optimization". IEEE 37th International Conference on Computer Design (ICCD), November 2019.

Part II Exploring The Design Space

Axel Jantsch, TU Wien








ESTIMATION



Estimation Two leading Platform A Benchmark Tool performance estimation ___**_** (1) tools: ANNETTE and Model Generator Blackthorn • For NCS2, Xilinx FPGA, and Jetson **Estimation Tool** • Combine analytic, Platform Model A Platform Model B statistical model and partial measurements M. Wess, M. Ivanov, C. Unger, A. Nookala, A. Wendt, and A. Jantsch. "ANNETTE: Accurate Neural Network Execution Time Estimation With Stacked Models". In: IEEE Access 9 (2021), pages 3545-3556 Martin Lechner and Axel Jantsch. "Blackthorn: Latency Estimation Framework for CNNs on Embedded Nvidia Platforms". In: IEEE Access (2021) 5 TU




Assumption: Inference time as a function of problem size is a combination of step and linear functions due to limited parallel resources. Example: Single convolutional layer sweep 32x32x64 with k filter and kernel size 3


Inference Run Time Estimation


- Assumption:
 - The inference time can be approximated by a combination of linear and step functions for each dimension, such as filter, channels, etc.
- Determining the function based on selected measurements
- Goals: automatic computation of estimation functions for latency, power consumption and various platforms.





Automatic Estimation Function Generation A model might have an ensemble of possible parameter sets (like step models) Setup ensembles of possible model parameter sets Iterate until only one model with one parameter set is left 2-Point Evaluation Find optimal next Compare models point and do benchmark Save model and select Improve fitted function by taking new point into account and remove parameter sets Calculate error using current previous points and that don't fit constraints 9 remove parameter sets with high errors



















Generated model: $f(d_{\text{in}}, k) = 0.1418 + \lfloor \frac{d_{\text{in}} - 1}{8} \rfloor 0.0106 \\ + \lfloor \frac{k - 1}{32} \left(0.044 + \lfloor \frac{d_{\text{in}} - 1}{8} \rfloor 0.0121 \right)$ • Meausrement points: 112 • Execution time: 32 minutes






2D Example - Error

Slice through 2D plane at k = 1024

$$\begin{split} f(d_{\text{in}},k) &= 0.1418 + \lfloor \frac{d_{\text{in}} - 1}{8} \rfloor 0.0106 \\ &+ \lfloor \frac{k - 1}{32} \left(0.044 + \lfloor \frac{d_{\text{in}} - 1}{8} \rfloor 0.0121 \right) \end{split}$$

$$f(d_{\text{in}}, 1024)$$

= 1.5058 + $\lfloor \frac{d_{\text{in}} - 1}{8} \rfloor$ 0.3857




TU

2D Example - Error

Slice through 2D plane at $d_{
m in}=128$

$$\begin{split} f(d_{\text{in}}, k) &= 0.1418 + \lfloor \frac{d_{\text{in}} - 1}{8} \rfloor 0.0106 \\ &+ \lfloor \frac{k - 1}{32} \left(0.044 + \lfloor \frac{d_{\text{in}} - 1}{8} \rfloor 0.0121 \right) \end{split}$$

f(128, k)= 0.3008 + $\lfloor \frac{k-1}{32} \rfloor$ 0.2255



TU

Latency Estimation Summary


- Exploiting the discrete nature of HW resources
- Fast estimation function for latency based on linear an step functions
- Automatic derivation of estimation for a new platform
- Results for several platforms are robust

Network	Estimation Error [%]				
Network	NCS2	ZCU102	Jetson	Jetson	
			Nano	TX2	
YoloV3	4.1	3.2	-	-	
MobileNetV2	4.3	4.2	3.6	4.2	
ResNet50	8.2	1.2	2.4	2.8	
FPN Net	9.3	7.5	-	_	
AlexNet	5.2	4.8	5.5	6.6	
VGG16	11.3	6.2	0.5	1.4	


TU


POWER PROFILING








Experimental Setup Diff. DAQ Card Power-5V CH1 0.1 Ω supply GND $I_{\text{shunt,}} \, U_{\text{shunt}}$ GND Edge TPU / GND Host _{USB3.0} NCS2 USB3.0 data Separate power lines TU 25











Profiling Results

HW	Network	nireq	$F_{thr}(fps)$	$T_{lat}(ms)$	P (mW)	$E_{total}(mJ)$	$E_{\text{base}}(\text{mJ})$	$E_{\rm dyn}({\rm mJ})$	E/Gop(mJ)	E/Mpar(mJ)
	Tiny YOLOv3	1	21.2	41	2165	101.93	65.91	36.02	18.32	11.52
		2	35.3	52	2670	75.55	39.61	35.94	13.58	8.54
	5.6 Gop	3	43.1	46	2995	69.42	32.45	36.97	12.47	7.85
	8.8 Mpar	4	43.1	44	2954	68.54	32.48	36.06	12.32	7.75
	YOLOv3	1	2.6	363	2505	960.92	537.04	423.88	14.69	15.61
NCS2		2	4.4	400	3413	769.61	315.69	453.92	11.76	12.50
14C32	65.8 Gop	3	4.7	425	3615	764.89	296.22	468.67	11.69	12.42
	61.6 Mpar	4	4.9	390	3604	742.50	288.43	454.07	11.35	12.06
	MobileNetV2	1	49.3	21	1806	36.60	28.37	8.23	60.84	10.55
	Wobileivet v 2	2	87.2	23	2118	24.29	16.06	8.23	40.38	7.00
	0.6 Gop	3	90.4	31	2164	23.95	15.49	8.46	39.81	6.90
	3.4 Mpar	4	92.4	53	2162	23.39	15.15	8.24	38.88	6.74
HW	Network	Freq	$F_{\rm thr}({\rm fps})$	$T_{lat}(ms)$	P (mW)	$E_{\text{total}}(\text{mJ})$	$E_{\rm base}({\rm mJ})$	$E_{\rm dyn}(\rm mJ)$	E/Gop(mJ)	E/Mpar(mJ)
	Tiny YOLOv3	std	46.3	22.3	1407	30.40	22.28	8.12	5.46	3.44
	Tilly FOLOVS	max	51.0	19.6	1528	29.95	20.21	9.73	5.38	3.39
Edge TPU	YOLOv3	std	6.3	158.3	1519	240.50	163.27	77.23	3.68	3.91
		max	7.0	142.0	1657	235.36	147.29	88.06	3.60	3.82
	MobileNetV2	std	331.3	3.0	1422	4.29	3.11	1.18	7.13	1.24
	WODIIENELV 2	max	512.3	1.9	1658	3.23	2.02	1.21	5.37	0.93

TU

Power and Performance Profiling

- NCS2, Edge TPU and Nvidia platforms
- Detailed, per layer latency and power profiling
- Number of operations is a poor predictor for latency and energy
- Latency and energy usage correlate fairly well
- Hardware setting have significant influence
- 100 kHz sampling frequency is required for 5 % accuracy

TU

TRAFFIC LIGHT CONTROLLER CASE STUDY

TU

Traffic Light Controller

Data set:


training: 19087 imagespositive examples 47%

validation: 13184

• positive examples 26%

• Resolution: 1280×720

• Issue: Validation 4h/network \rightarrow validation set: 1319









Platforms under Study


Name	Performance [T op/s]	Memory [GB]	Power [W]	Cost [€]	
NVIDIA Xavier AGX	32	16	10-30	800	<u>×</u>
NVIDIA Jetson TX2	1.3	4	7.5 - 15	260	
NVIDIA Jetson Nano	0.5	4	5-10	120	
Intel NCS2	1	0.5	5	80	
Intel NUC CPU (i7-8650U)	22.4	32	15	600	
Intel NUC GPU (Intel UHD 620)	0.8	32	15	600	
Tesla V100	130	32	250	>1000	


TU


Networks under Study						
	Name	Framework used	No of parameters (10^6)			
	ssdmobilenetv2fpnlite	Tensorflow	2.8			
	efficientdet-d0	Tensorflow	3.9			
	ssdmobilenetv2	Tensorflow	4.5			
	yolov5s	Pytorch	7.0			
	yolov3tiny	Pytorch	8.6			
	yolov5m	Pytorch	21.0			
	yolov5l	Pytorch	46.6			
	ssdresnet50v1fpn	Tensorflow	50.7			
	yolov3	Pytorch	61.4			
	yolov3spp	Pytorch	62.5			
	ssdresnet101v1fpn	Tensorflow	69.7			
	ssdresnet152v1fpn	Tensorflow	85.3			
	yolov5x	Pytorch	87.1			
ŢŲ				36)		














- Yolo v5s is the most suitable network; Yolo v5m and MobileNetV2 are also reasonable;
- Four platforms are reasonable choices: IntelNUC GPU, IntelNUC CPU, Jetson Nano, TX2.
- For very low latency under 50 ms TX2 and IntelNUC GPU are preferable platforms with an image resolution of 640×360 pixels. If high accuracy is prioritized, TX2 is the winner in this group, delivering 0.943 mAP with 640×360 image resolution and TRTFP16 quantization.

TU

(43)

Results, publications, demos, code on

eml.ict.tuwien.ac.at

TU

(44)

CD-Lab for Embedded Machine Learning

Duration 7 years, Oct 2019 - Sept 2026

Partner TU Wien, TU Graz, AVL, Mission Embedded, Siemens

3 WPs WP1 Embedded Platforms (TUW, Mission Embedded)

WP2 DNN Architecture and Optimization (TUW, Siemens)

WP3 Continuous Learning (TUG, AVL)

Budget | 2.8 M€, 400 k€/year

People Funded: 2 Postdocs, 5 PhD Students, 3 MSc Students

Total: 2 Postdocs, 5 PhD Students, 14 MSc+BSc Students





¿ Questions ?

TU

References I

- M. Wess, M. Ivanov, C. Unger, A. Nookala, A. Wendt, and A. Jantsch. "ANNETTE: Accurate Neural Network Execution Time Estimation With Stacked Models". In: *IEEE Access* 9 (2021), pages 3545–3556.
- Martin Lechner and Axel Jantsch. "Blackthorn: Latency Estimation Framework for CNNs on Embedded Nvidia Platforms". In: *IEEE Access* (2021).
- SIA SRC. Rebooting the IT Revolution: A Call to Action. Technical report. Semiconductor Industry Association and Semiconductor Research Corporation, Sept. 2015.
- Emma Strubell, Ananya Ganesh, and Andrew McCallum. "Energy and Policy Considerations for Deep Learning in NLP". In: *Proceedings of the 57th Annual Meeting of the Association for Computational Linguistics*. Florence, Italy: Association for Computational Linguistics, July 2019, pages 3645–3650.

TU

(47)
















Embedded Machine Learning for the Edge:

From Algorithms to Architectures

M. Shafique (Director, eBrain Lab)
New York University (NYU) Abu Dhabi, UAE
NYU Tandon School of Engineering, USA



Who Ruled the World!

Age of Power

Man-Power (#), Skills, Strength, Courage, etc.



Age of Resources and Industry

Fuel, Industrial Tech., Economic Politics, etc.



Age of Data and Al

Data is the New Fuel
Innovation in Technology is the New Politics
Nation-wide Race for Dominance in Al


Outline

- ☐ What is TinyML / EdgeAl?
- □ Applications
- ☐ Cross-Layer Design Flow
- ☐ Future Research Directions

TinyML and EdgeAI: Unique Features?

Performing on-device data analytics at extremely low power

- □ Fastest-growing field of machine learning
- ☐ Combination of embedded systems, algorithms and hardware
- ☐ On-device machine learning
- ☐ Always-on use-cases
- ☐ Battery-operated devices
- ☐ Scalable to trillions of sensors




TinyML and EdgeAl


☐ Fundamentally different from machine learning in the cloud

	Cloud Al 🔷 🛢 🗼	Edge/Mobile AI 🛚	TinyML
Hardware	NVIDIA DGX A100	Samsung S20, NVIDIA Jetson	STM32F769 Microcontroller
Memory	1 TB System Memory + 320 GB GPU Memory	2 - 12 GB	~512 KB
Storage	>15 TB	16 - 512 GB	~2 MB
Applications	Model Training, Big Data Analytics	Data Processing, Continual Learning	In-/near-sensor processing
		Tight Constraints	Extreme Constraints

Smart Cyber Physical Systems & Internet-of-Things



Autonomous Cars: The Big Data Processing Challenge!



8


one-autonomous-car-will-use-4000-ab-of-

dataday.html

Smart CPS & IoT => The Robustness Challenge!

... should consider

- □ Robustness
 - □ Reliability
 - □ Security
- □ Performance
 - □ Throughput
 - □ Latency



Smart Healthcare (Energy and time constraints)



Norwegian C-130 crash (2012)

https://en.wikipedia.org/wiki/2012 Norwegian_C-130_crash



Failure of F-22 Raptor (2007)

http://www.dailytech.com/Lockheeds +F22+Raptor+Gets+Zapped+by+Inte rnational+Date+Line/article6225.htm



Satellite imagery of the Northeastern United-States taken before and during the blackout



Toronto, on the evening of August 14, 2003

Northeast blackout of 2003

https://en.wikipedia.org/wiki/Northeast_blackout_of_2003

□ Others

- Adaptability
- □ Safety
- □ Privacy
- Interoperability

Hacking Jeep Cherokee 4x4 (2015)

Sent the instructions through Entertainment systems

- · Change the in-car temperature
- · Control the steering
- Control the braking system

https://www.ophtek.com/4-real-life-examples-iot-hacked/ https://www.wired.com/2015/07/hackers-remotely-kill-jeep-highway/



Complexity: Exponential Growth in Model Sizes!



Human Brain => 20W Efficiency Gap => 1,000x → 100,000x!!!

Source: Eric Chung, "Accelerating Microsoft's Al Ambitions", Microsoft, Azure Al and Advanced Architectures Group, 2019. **Source:** https://www.microsoft.com/en-us/research/blog/a-microsoft-custom-data-type-for-efficient-inference/.

Challenging Question

How to process huge amount of data in robust & energy-efficient way, while considering tinyML / EdgeAl constraints?

Robustness for Machine Learning: News Feed



Beware: Galaxy S10's Facial Recognition Easily Fooled with a Photo



Self-driving Uber kills Arizona woman in first fatal crash involving pedestrian

Tempe police said car was in autonomous mode at the time of the crash and that the vehicle hit a woman who later died at a hospital





Hackers trick a Tesla into veering into the wrong lane

https://www.youtube.com/watch?v=a7L51u23YoM

Tesla Model 3: Autopilot engaged during

Tesla driver dies in first fatal crash while using autopilot mode

The autopilot sensors on the Model S failed to distinguish a white tractor-trailer crossing the highway against a bright sky



O 17 May 2019



https://www.technologyrevi ew.com/f/613254/hackerstrick-teslas-autopilot-intoveering-towardsoncoming-traffic/

Adversarial Attacks on Tesla Autopilot by Tencent Keen Security Lab

Digital Adversarial Examples


0.0113

☐ Insert the noise into the DNN input




Adversarial Rainy score: 0.8204


Black-Box Attack



Physical World Adversarial Examples


☐ Place the small stickers on the ground





Tencent Keen Security Lab, "Experimental Security Research of Tesla Autopilot" Technical Report 2019-03

Overview of Challenges for EdgeAl & tinyML



Cross-Layer Design Flow


- ☐ Frameworks enable seamless integration of algorithms and optimizations at all layers, developed by the community.
 - ☐ Design and optimize ML models for ultra-low power devices






- ☐ Hardware accelerators
 - Specialized hardware for accelerating vector/matrix multiplication
- □ DNN Optimization
 - ☐ Neural Architecture Search (NAS), Pruning and Quantization

Embedded Al @ eBrain Lab: A Multi-Dimensional Research Challenge




Our Cross-Layer TinyML and Edge Al Framework: An Overview




Structured Pruning Methodology

- Step 1: Compute the sensitivity of the layers of the given DNN to pruning using a user-defined cost function
- ☐ Step 2: Remove *x* percent filters/neurons from the least sensitive layer
- Step 3: **Fine-tune the network** for *y* number of epochs
- ☐ Step 4: Compare the accuracy with the defined accuracy constraint
- ☐ Step 5: **Continue pruning** if the accuracy is greater than the defined constraint




Results using LeNet-5 trained with MNIST Dataset







2. Quantization




3. Hardware Approximation



Results using VGG11 trained with Cifar10 Dataset



Energy-Efficient Deep Learning Architectures




Hanif, Shafique et al. DAC'19, Hanif, et al: MPNA@arXiv'18, Marchisio, Shafique et al., DATE 2019

Memory Optimizations

Energy-Efficient
Memory Accesses for
DNN Accelerators
(IEEE TVLSI'21)





Fully-Connected layers

2

Generic DRAM Mapping for Energy-Efficient DNNs (DAC'20)

Convolutional layers




STP vs. Resizing

STP


Resizing




[Theo and Shafique, et al. @ISVLSI'19]




Capsule Networks Research






DSE of the PE Array for CapsNet Accelerators (IEEE TVLSI'21)








DESCNet: Scratchpad Memory Design for CapsNet Hardware (IEEE TCAD'20)




Neuromorphic Computing using Intel's Loihi



spikes travel to he post-synaptic neuron

Autonomous Driving



Smart Farming

on Intel's Loihi

(IJCNN'21)



Spiking Neural Networks Research



7.5x memory saving

Simplified STDP SNN

- 3.5x energy improvement in training
- 1.8x energy improvement in inference

Our Novel Contributions

Energy-Aware Optimizations and Learning Methods (IEEE TCAD'20)

SNN with Unsupervised Continual Learning (DAC'21)

excitatory layer

excitatory layer

inhibition

sTDP

input

Accuracy Target

Resilient and EnergyEfficient SNN Inference

SparkXD Framework

Compared to baseline model,

40% DRAM access energy saving

Tolerance of the Improved

(DAC'21)

with < 1% accuracy loss

Quantization for SNNs

Q-SpiNN Framework

Quantization for Different

(IJCNN'21)




Compared to state-of-the-art model,


- 51% energy saving in training
- 37% energy saving in inference
- 21% accuracy gain for the most recently learned task
- 8% accuracy gain for the previously learned tasks

Compared to baseline model,4x memory saving with < 1%


- accuracy loss for unsupervised SNN
- 2x memory saving with < 2% accuracy loss for supervised SNN



Security for SNNs & Neuromorphic Computing




Energy-Efficient IoT-Healthcare and Al



Methodology for 1
Approx. Bio-signal
Processing: DAC'19

Cloud-Edge Framework for EEG
Monitoring and Real-time Anomaly
Prediction: DAC'20





NAS for HW-Constrained Healthcare DNNs:

(IEEE IoT'21)

EdgeAl for Healthcare: Moore4Medical EU Project



Next Generation Ultrasound




- ☐ Data Acquisition
- □ 3D Reconstruction□ Edge Processing
- ☐ Al algorithms for detecting fetus' anatomical features
- □ Hardware accelerator for high throughput feature extraction
- ☐ Closed-loop system for real-time user feedback
- ☐ Investigating ☐ architectures and statistical ML techniques for classification, segmentation, and anatomical feature extraction
- Evaluating requirements of proposed algorithms to develop energy-efficient hardware accelerators for edge processing
- ☐ Develop **FPGA prototype** to demonstrate the efficacy of the accelerator and deployability of the HW-SW system






ML Security Research @ eBrain Lab



- M. A. Hanif, F. Khalid, R. V. W. Putra, S. Rehman, M. Shafique, "Robust Machine Learning Systems: Reliability and Security for Deep Neural Networks", in IOLTS-2018, Platja d'Aro, Spain, pp. 257 260.
- F. Kriebel, S. Rehman, M. A. Hanif, F. Khalid, M. Shafique, "Robustness for Smart Cyber-Physical Systems and Internet-of-Things: From Adaptive Robustness Methods to Reliability and Security for Machine Learning", ISVLSI-2018, Hong Kong, China, pp. 581-586.

ML Dependability Research @ eBrain Lab



Future Research Directions

- New computing paradigms such as near-/in-memory computing and approximate computing
- □ It is not all about deep learning. Conventional machine learning and spiking models may also be better in several scenarios.
- □ Optimization frameworks for all types of systems, as the selection is limited in some scenarios due to other constraints, e.g., cost.
- Novel techniques for training and optimizing machine learning models
- ☐ Interpretability, Explainability, Fairness, Robustness of models
- ☐ Formal analysis and verification for safety critical systems

Summary


□ Artificial Intelligence has proliferated almost everywhere, that's for a good reason! => the big data challenge!
 □ Cloud, Fog, Edge, ..., In-Sensor / In-Situ
 □ Required: High-Throughput, Energy-Efficient, & Robust Designs
 □ Our System-Level Framework
 □ Optimizations across the Software & Hardware stacks
 □ Specialized hardware accelerators, dataflows, memory, self-healing approximations, hardware-aware NAS, ...
 □ Selective Tile Processing for energy-efficient object detection
 □ Robustness
 □ Analyzing security attacks and hardware-level faults.
 □ New attacks and defense mechanisms for Deep Learning systems

A system level approach requires bridging the gap between the AI/ML community & System designers (HW + SW)

Lifelong Learning in Artificial Neural Networks



"In a few years, much of what we consider AI today won't be considered AI without lifelong learning"



Data and image source: "Lifelong Learning in Artificial Neural Networks" in Communications of the ACM














Thank You! Questions?

M. Shafique
Director, eBrain Lab
muhammad.shafique@nyu.edu







Modeling, Design and Implementation of drone-based Services

Eugenio Villar University of Cantabria







Agenda

- Introduction
- Model-Driven Design of CPSoS
 - Drone-based Services
- Design Verification and Performance Analysis
- Experimental Results
- Conclusions
- Demos
- Slides can be found at:
 - https://www.slideshare.net/EugenioVillar/




June 8, 2022





- Model-Driven Design (MDD)
 - High-abstraction level
 - Mature SW engineering methodology
- UML
 - Standard, any (user-defined) MoC, any language
 - Natural way to capture system architecture
 - Semantic lacks
 - Domain-specific profiles
 - MetaMorph
 - OpenSource, any (user-defined) MoC, language agnostic






June 8, 2022





- Model-Driven Design (MDD)
 - Abstraction of the platform
 - SW development on APIs
 - MWs, VMs, OSs....
 - Simulation is not always an issue
 - SiL & HiL Verification
 - Performance is not key






June 8, 2022





- State-of-the-Art in Simulation-Based MDD
 - Matlab-Simulink
 - Proprietary
 - only one MoC, M language
 - Application to UAVs
 - Autopilot + Physics
 - ROS toolbox
 - AMeSIM/ANSyS
 - Proprietary, only one MoC
 - CoFluent
 - Proprietary
 - a few MoCs, C/C++ language
 - Ptolemy II
 - Academic, any MoC, C/C++ inside a Java block
 - HEPSYCODE
 - Academic, several MoCs, SystemC






June 8, 2022 5





- Embedded System Design (ESD) & Electronic System-Level Design (ESL)
 - Model of the platform
 - At different abstraction levels
 - Platform-based HW/SW co-design
 - Simulation is key
 - At different abstraction levels
 - Performance is key
 - Cyber-Physical interaction
 - Real-Time Systems





June 8, 2022 6





- Services provided on computing platforms of many kind
- Programming the Internet of Everything
 - In close interaction with the physical world => CPSoS-IoT
 - Full abstraction of the computing platform is no longer possible




7-11 June 2022 SS-CPSIoT Budva , Montenegro

June 8, 2022





- Gap between MDD & ESD/ESL
- S3D: Single-Source System Design
 - Linking MDD with ESD/ESL
 - Simulating the PSM
 - At different abstraction levels
 - Estimating performance
 - Depending on the HW Platform
 - Automatic generation of the executable models
 - Design-Space Exploration






June 8, 2022 8





S3D: System Modeling & Simulation






June 8, 2022 9





S3D: HW/SW Synthesis






June 8, 2022 10






Budva, Montenegro




June 8, 2022 11





- S3D: Programming the Internet of Everything
- Services provided on heterogeneous computing platforms of many kind
- Impact on functional and non-functional properties of the execution platform








Model-Driven Design of Cyber-Physical SoS

- Traditional V-Cycle for Mechatronic Systems
 - Design & Analyze
 - Develop (Platform-Dependent)
 - Verify




7-11 June 2022 Budva, Montenegro





Model-Driven Design of Cyber-Physical SoS


- New Validation/Verification V-Cycle
 - Reusability
 - Simulation-based Analysis & Design
 - Design-Space Exploration
 - Performance Analysis
 - Architectural mapping







- System Design & Validation
 - System Interface
 - Domain & System Requirements
 - Functional Specification
 - Input/Output Rates and Delays
 - Test-Bench Development
 - Minimal Functionality
 - System Validation












- CPS: Digital Behavior in a Physical World
 - System Model (Specification)
 - The implementation is as good as similar to the model
 - Environment Model
 - The model is as good as similar to reality
 - Close-loop behavior can be extremely difficult to model













- Mechanical & HW/SW Design & Validation
 - Sub-System & Component Interface
 - Sub-System & Component Requirements
 - Input/Output Rates and Delays
- Requirements
 Analysis

 System Design


 System Design

 Dusign

 Wicharlord & Virtual System

 Dusign

 Wicharlord & Workinstal & Workinstal
- Minimal Sub-System & Component Functionality => System Validation
- Reusability






June 8, 2022







- ROS
 - De-facto standard for robot applications
- ROS Infrastructure
 - ROS nodes
 - Processes that perform a certain computation
 - ROS Master (Core)
 - Nodes registration
 - Communication manager



Client-Server (RPC)





Publish-Suscriber




June 8, 2022 18





- Platform-Based Design
 - POSIX API
 - ROS API






June 8, 2022





- Platform-Based Simulation
 - POSIX API
 - ROS API









- Drone-Independent ROS Interface
 - Extensible to robots with similar functionality
- **void goTakeoff(int alt)**: When called, the drone rises to the indicated height, switches the drone into guided mode, and will return when it is in position.
- void RTL(): The drone returns to the starting point and ends when the drone is on the ground.
- void goPoint(double lat, double lon, double alt): It will set the indicated point as destination and will end when it reaches the indicated position. This function uses the guided mode by default and if it was not in that mode it changes it when it is called.
- void setManual(double x, double y, double z, double r): This function will indicate the position of the joystick as if it were a manual pilot. The arguments passed are X, Y, R to indicate pitch, roll, and yaw respectively and the valid values for these arguments are from -1000 to 1000. Argument Z is the accelerator with valid values between 0 and 1000. This function will terminate immediately so it needs to be called periodically. This function is usable in Stabilized mode and AltHold mode, if neither of these were previously selected, it will automatically switch to AltHold mode.
- **void modeStabilize()**: It will switch to a stabilized mode for joystick control. This method requires a quick feedback loop and is not recommended for general use, but is available for specific tasks. Switching to this mode in mid-flight, without knowing the acceleration required to maintain altitude, can cause the drone to go down quickly.
- void modeAltHold(): Same as modeStabilize(), but as long as the throttle is held at 50% (500) the altitude will be constant.
- void land(): The drone lands where it is and returns when the drone is perched on the ground.
- **double getAlt()**: This function returns the altitude of the drone when asked.
- void getPosition(double *latitude, double *longitude, double *altitude): This function returns the position in the indicated variables.
- **bool isFlying()**: This function returns true if the drone is flying.
- void shutdown(): This function is useful for simulation and will close the flight controller.







- Drone-Independent ROS Interface
 - Reusable ROS code
 - Code length reduction

Reduction in program length				
Drone	Drone-specific code (LoCs)	CoDIn (LoCs)	Reduction (%)	
Ardupilot	343	233	32.07	
Px4	357	233	34.73	

Decrease in simulation speed

	Reduction in simula	ntion speed	
Drone	Drone-specific code (s/s)	CoDIn (s/s)	Reduction (%)
Ardupilot	1.9	1,85	2,6








- S3D components in a drone-based service
 - C++ components

Budva, Montenegro

- ROScpp components
- Drone and robot models







- Multi-Level Simulation & Performance Analysis
 - C++ and ROScpp components

Abstraction Levels for C++ & ROS cpp components				
Level	Code	Timing/Energy	ROS infrastructure	
MN	Minimal	No		
MC	Minimal	Constant	V /NI -	
FC	Full code	Constant	Yes/No	
FD	Full code	Data-dependent		

- Simulation of ROScpp components without the (slow) ROS infrastructure
 - Functional ROS
 - Direct links among publishers and subscribers



June 8, 2022 24





Native Simulation: Flaxibility + accuracy

```
T_{R}() is a function of
                                           Global variable
                                                                          # of binary instructions
                                           int Sim Time = 0;
                                                                          type of instructions
Overflow = 0;
                                                                          # of cache misses
s = 1L;
                                           → Sim_Time += T<sub>B</sub>();
for (i = 0; i < L \text{ subfr}; i++) {
                                                                          frequency
   Carry = 0;
   s = L_macNs(s, xn[i], y1[i]);
                                                                          even
                                           → Sim Time += T<sub>B</sub>();
   if (Overflow != 0) {
                                                                          data dependencies
                                           → Sim Time += T<sub>B</sub>();
      break; }}
if (Overflow == 0) {
                                                                      T<sub>SYS</sub>() is a function of
   exp xy = norm l(s);
                                           → Sim Time += T<sub>R</sub>();
   if (exp xy<=0)
                                                                          preemptions
      xy = round(L_shr(s, -exp_xy));
                                                                          conflicts in the bus...
                                           → Sim Time += T<sub>B</sub>();
      xy = round(L_shl (s, exp_xy));|}
                                           → Sim Time += T_B();
                                                                     →wait included
mutex lock(mutex name);
                                           → Sim_Time += T<sub>SYS</sub>();
```


7-11 June 2022 Budva , Montenegro

June 8, 2022





- Performance Analysis of ROScpp components
 - Native simulation of C++ code
 - Constant time/energy for ROS method calls
 - Dependent on the CPU
 - Dependent on the number of nodes and subscribers
 - Part to be assigned to the component




7-11 June 2022 Budva , Montenegro

June 8, 2022





- Performance Analysis of ROScpp components
 - Time/energy for ROS method calls at the component




7-11 June 2022 Budva , Montenegro

June 8, 2022





- Performance Analysis of ROScpp components
 - Time/energy for ROS method calls at ROScore



7-11 June 2022 Budva , Montenegro

June 8, 2022





- Performance Analysis
 - Estimation Error

	Frequency (MHz)	Estimated Time (ms)	Measured Time (ms)	Estimation Error (%)
Intol	1600	485.87	582.58	16.60
Intel	3000	318.62	461.46	30.95
A D.M	600	521.46	904.95	42.38
ARM	1500	233.96	398.26	41.25



June 8, 2022 29







- Performance Analysis
 - Error reduction

	Frequency (MHz)	Total Application time (ms)	%ROS code	Impact of ROS estimation error (%)	Impact of no estimation	Improvement
letel	1600	22,875	2.55	0.42	2.55	83.5%
Intel	3000	22,018	2.10	0.65	2.10	69.0%
	600	213,446	0.42	0.18	0.42	57.1%
ARM	1500	87,688	0.45	0.19	0.45	57.8%

Improvement increases as the ROS percentage increases



June 8, 2022 30





- Multi-Level Simulation & Performance Analysis
 - Drone models

Abstraction Levels for drone models				
Level	Drone model Physical model ROS infrastruc		ROS infrastructure	
FN	Functional	No	No	
FY	Functional	No	Yes	
AY	Autopilot	Yes	Yes	
AM	Autopilot	Electro-Mechanical	Yes	



June 8, 2022 31





- Drone and robot models
 - Components in the S3D 'ModelLibrary'
 - Instantiation in the 'VerificationView'
 - ▼ 🖾 RootElement ▶ Parkage Import> UC3_D2_Components ▶ □ «ApplicationView» Functional_Architecture ▼ □ «VerificationView» System Verification ₩orld ▼

 Environment_Components **▼■**UAV Autopilot ▶ / <Generalization> ARDUCOPTER A < Generalization > PX4_Drone_ROS_Sim ▶ / <Generalization> APM Drone ROS Sim «ClientServerQueuePort» ROS_prov_IF Landing_CMDs ▶ **■UTR** Autopilot ▶ □ Operator ▶ ☐ Maintenance ▶ 🗀 Camera Component

► :: «HWResourcesView» HW_Platform► :: «ArchitecturalView» Implementation

▶ 🚞 «SWPlatformView» Operating_Systems

▼ ModelLibrary» UC3_D2_Components
 ▼ ARDUCOPTER
 ↑ RETUNIT» ARDUCOPTER
 ↑ FilesFolder» Sources
 ↑ DataType
 ↑ Interfaces
 ▼ Prov
 ☑ I_CoDIn
 ↑ PX4
 ↑ APM_DRONE_ROS_SIM
 ↑ PX4_DRONE_ROS_SIM
 ↑ Common Resources



Selection for synthesis of the executable model


7-11 June 2022
Budva , Montenegro

June 8, 2022 32





Multi-Level Simulation & Performance Analysis










- Multi-Level Simulation & Performance Analysis
 - Simulation Infrastructure
 - General architecture
 - Real-Time (RT) simulation- simulation time = simulated time (SnT = SdT)
 - As Fast As Possible (AFAP) simulation (SnT as greater as possible than SdT)










- Multi-Level Simulation & Performance Analysis
 - Simulation Infrastructure
 - Functional drone modeling
 - Without ROS (FN)
 - Any C++ and ROScpp models (MN + MC + FC + FD)











- Multi-Level Simulation & Performance Analysis
 - Simulation Infrastructure
 - Functional drone modeling
 - With ROS (FY)
 - Any C++ and ROScpp models (MN + MC + FC + FD)












7-11 June 2022 Budva, Montenegro





- Multi-Level Simulation
 - Impact of an increasing number of host CPUs (8 drones)











- Multi-Level Simulation
 - Impact of an increasing number or realistic vs functional drones










- Multi-Level Simulation & Performance Analysis
 - Impact of an increasing number of realistic drones










- Real-Time Simulation in seconds
 - Impact of an increasing number of realistic drones












- Real-Time Simulation in % of CPU usage
 - Impact of an increasing number of realistic drones









Conclusions

- Services based on CPS demand new design methods and tools
 - e.g. Drone-based Services
 - Close interaction between the physical world and the digital electronics
- Model-Driven System Design is a powerful candidate
 - HiL & SiL are not enough
 - Model in the loop (MiL) is required
 - Extension of the classical V-Cycle
- Multi-Level Simulation is key in designing drone-based services
 - As Fast As Possible vs Real-Time
- Drones are just pieces inside a complex, distributed functionality
- S3D is a valid approach towards MDD of drone-based services



June 8, 2022 43





Acknowledgement

- Last Research Results from many people
- Hector Posadas
- Javier Merino
- Raul Gonzalez
- Jose Maria Gandara
- ... and the rest of the Microelectronics Engineering Group



June 8, 2022 44





COMP4DRONES

Any comment/question?





Synthesis of Run-time Monitors for Safe and Secure Industrial Systems

Dimitrios Serpanos, CTI & University of Patras

Stavros Koubias, University of Patras & ISI/ATHENA

3/6/22



Introduction

- Industrial Control Systems (ICS) are Cyber-Physical Systems (CPS)
- CPS combine computation and physics (interdisciplinary area: algorithms, logic, control, ...)
- Operational Technology (OT): hardware and software that monitors, controls and manages systems and processes in an industrial setting
- Process-dependent (plants)
- New threat models (false data injection)
- Solution challenges (process-dependence, real-time, continuous operation)

3/6/22





Incidents

- Aurora (2007)
- Stuxnet (2010)
- Mirai (2016)
- Petya/NotPetya (2016/2017)
- Industroyer2 (2022)

3/6/22



IT vs. OT


	Information Technology	Operational Technology
Purpose	Process transactions, provide information	Control or monitor physical processes and equipment
Architecture	Enterprise wide infrastructure and applications (generic)	Event driven, real time, embedded hardware and software (custom)
Interfaces	GUI, web browser, terminal and keyboard	Electromechanical, sensors, actuators, coded displays, hand-held devices
Ownership	CIO and IT	Engineers, technicians, operators and managers
Connectivity	Corporate network, IP based	Control networks, hardwired twisted pair and IP based
Role	Supports people	Controls machines

3/6/22



.


ICS Control Loop



3/6/22


ICS Control Loop Attacks

3/6/22



ICS Computational Structure & Requirements

- Hierarchical structure
- Heterogeneous technologies
- Autonomy
- Continuous operation/fail-safe
- Dependability
- Dependence on large number of input devices
- Large installation base (legacy systems)
- Increasing connectivity



3/6/22




Attacks on ICS

Resilience

 Continuous operation under attack

- Attack mitigation
- Fast recovery after attack
- System evolution without disruption



3/6/22

Safety and Security

Safety

- Safety properties
 - Maintain well-defined state that corresponds to safe operation
- Safety typically expressed as requirements on control loop
- Security is related to safety:
 - Data integrity

Security


- Confidentiality
- Integrity
- Authentication
- Access control
- Non-repudiation
- Dependability
- Safety
- Privacy

3/6/22

SCTI DICPHNIT

Security property layers

- Security and dependability are mechanisms
- Privacy and safety are system properties
 - Requirements for processes, applications, services
- Privacy and safety depend on security
- Threats:
 - Computational
 - Data




3/6/22



High complexity systems

- Ford F150 ships with 150 million lines of code
- Boeing 787 ships with 7 million lines of code



3/6/22

SCTI DIOPHANTU


Types of attacks and failures

- Computational attacks
 - Viruses, trojans, worms, ...
- Communication attacks
 - Message deletion/alteration, disruption, (D)DoS
- False data injection
 - New type of attack (CPS)

3/6/22



V model



3/6/22

СТІ

Field Operation - Monitoring

- Safety/security monitors
 - Computational attacks
 - Communications/network attacks
 - False data injection attacks
 - Failures
- Monitor security
- Runtime operation

3/6/22




Approach - Strategy

- Build it right and continuously monitor
 - US Federal Government Strategy
- Our approach
 - Programmable (executable) specification with security properties
 - Secure by design
 - Middleware monitoring process (app) execution
 - ARMET compares app and specification execution
 - Specification includes defense against identified process vulnerabilities
 - Vulnerability analysis against false data injection attacks

SCTI DIOPHANTU

3/6/22



- Augment with all necessary invariants
- Refine to a single behavioral spec (program)
- Include implementation and specification to middleware (ARMET)
- Compare predictions (spec) and observations (implementation)


Continuously monitor

Build it right

• Identify inconsistencies – diagnose - recover

3/6/22





ARMET - Middleware

- Self-aware system
 - · Self-awareness through dependency-directed reasoning
- System is allowed to only behave legally
 - · Continuous monitoring of prediction/observation consistency
 - IF inconsistency, THEN diagnosis
 - Recovery (safe state from alternate, reliable source)
- Detection of unknown attacks
 - Inconsistency between predictions and observations
- System adaptability to evolutionary constraints
 - ICS-CERT standards, security and privacy policies, etc.
 - Specify policies as legal behavior & monitor behavioral consistency

3/6/22



Example: Water tank | Special Section of Control of Co

Synthesis of Monitor – Computational Attack

- Modular structure (3 parts)
- Application specification
- Application code
- Comparison of synchronized execution (observations vs. predictions)


3/6/22



2:

Refinement step (resolves some implementation questions) Single program Proof (2) Specification (set of acceptable behaviors) Proof (2)


Example: Water tank (Spec)



3/6/22



Example: Water tank (Code)



```
public enum Action { NOTHING, FILL, EMPTY }

class WaterTank {
   private int water_estimate = 0;

public void newSensorReading(int reading) {
    water_estimate = reading;
}

public Action timestep(int target_level) {
   if (water_estimate < target level) {
        if (water_estimate + SENSOR ACCURACY + FILL RATE < TANK MAX) {
            water estimate += FILL RATE; return FILL;
        } else if (water_estimate > target level
            && water_estimate - SENSOR ACCURACY - EMPTY_RATE >= 0) {
            water_estimate -= EMNITY_RATE; return EMPTY;
        } else
            return NOTHING;
}
```

3/6/22



False Data Injection

- False data injection attacks and failures
 - Feed fake/faulty measurement data to the system
 - · Avoid being detected as bad data
 - Mislead controllers
 - Attacks can be local (each control unit) or global (the whole control network)
- Defense: methods for data estimation formalizing
 - Plants, sensors, actuators, channels, control software
 - Attacks, defenses, detection

3/6/22




Threat Analysis for False Data Injection

- Assumption
 - Process P(x)
 - There is a monitor mon(x,y) [x= process variables, y= measurements]
- Write satisfiability expression for process
 - FDI(y)= There_exists x : pass_monitor(x,y) AND NOT correct_reading(x,y)
 - Solve for satisfiability of FDI(y)
 - IF FDI(y) is satisfiable with injected values, THEN there exists attack
- Available tool today: dReal

3/6/22




Example: Power grid state estimation



3/6/22





Syntesis of Monitor for False Data Injection

- Executable model
- Constraints on measurements
- Runtime verification for consistency
- Part of ARMET

3/6/22



Conclusions – Future Directions

- ICS safety and security are extremely challenging
 - New threats (FDI)
 - Process-dependence
- Need for formal models of everything...
 - Devices, systems, hardware/software, processes
- Vulnerability analysis for specs
- Monitor for all theats and failures
- Behavioral analysis addresses needs and process-dependence
- Significant challenges to defenses due to
 - Methods are process-dependent
 - Formal models for processes are challenging (e.g. consider reverse osmosis plant)
 - Automation of monitor synthesis

3/6/22





Embedded Systems Modeling, Analysis and Automatic Code Generation with AADL and RAMSES (Hands-on Tutorial) CPS&IoT'2022 Summer School



Dominique Blouin, Anish Bhobe and Etienne Borde LTCI Lab, Telecom Paris Institut Polytechnique de Paris, France dominique.blouin@telecom-paris.fr anish.bhobe@ip-paris.fr etienne.borde@telecom-paris.fr

CPS&IoT'2022 Summer School

Outline




Model-Based Engineering
 Introduction to AADL
 Timing Analyses with AADL
 Automatic Code Generation with RAMSES

☐ Introduction of the Hands_on Exercise

Increasing Systems Complexity and Unaffordable Development Costs





Sourse: Feiler, Hansson, de Niz and Wrage. "System Architecture Virtual Integration: An Industrial Case Study", 2009.

Non-Linear Development Effort Increase: F35 versus F16 Example





- F35 SLOC / F16 SLOC ~ 175
- F35 Effort / F16 Effort ~ 300
 - Source: SAVI Project (https://savi.avsi.aero/)

A400M:


Over 10 years delayed (2013)

6.2 billion euros over budget (30% overrun)

Source: https://www.rt.com/business/airbus-a400m-france-delays-561/

Costs Origins: Errors Introduced Early






Source: P. Feiler and J. Delange, "Design and Analysis of Cyber-Physical Systems: AADL and Avionics Systems", 2013

Mismatched Assumptions in Collaborative Engineering






Source: P. Feiler, "Model-based validation of safety-critical embedded systems", 2010

New Paradigm: Model-Based Engineering (MBE)



Paradigm shift: From natural language documents to models




Provide common vocabulary
Enforce more precision
Allow building tools to process specifications (models)
Allow detecting errors / inconsistencies early

Quite effective for avionics development (> 25 % costs reduction)

Analogy with Code Compilation






Increase level of abstraction Execution platform independent


Separation of Concerns





V-Cycle Model with Model-Based Virtual Integration Activities






Source: J. McGregor, P. Gluch and P. Feiler, "Analysis and Design of Safety-critical, Cyber-physical Systems", 2017.

Components-based Architecture Models



- Architecture models represent the organisation of a computer system as a set of components and their interactions
- Main artefacts: boxes and arrows
 - ★ Components: main elements of the design
 - ★ Interfaces: what components offer and what they need
 - ★ Connections: resolve components needs



- Then drawing becomes programming... or at least designing... Nothing new conceptually.
- What about the semantic?

CPS&IoT'2022 Summer School

Architecture Description Languages (ADL)



- Formal ADLs, i.e. base on a mathematically sound definition of their semantic
 - ★ Meant to formally verify/prove expected properties of a computer system
 - ₩ Wright, Data flow graphs, state machines, ...
- Domain specific ADLs
 - ****** Meant to describes the design and implementation of computer systems constituents
 - ₩ UML 2, AUTOSAR, AADL
- Abstract ADLs
 - ****** Meant to describe the organization of a computer system without providing a precise semantics
 - ★ ArchJava, Fractal

Note: some ADLs are standardised (e.g. UML, AADL), which provides a common understanding of the notation to the cost of slow evolutions through a committee.

Outline



- ☐ Model-Based Engineering
- ☐ Introduction to AADL
- ☐ Timing Analyses with AADL
- ☐ Automatic Code Generation with RAMSES
- ☐ Introduction of the Hands-on Exercise

AADL (Architecture Analysis and Design Language)




- An ADL for real--time embedded systems:
 - **#** Uses the principles of a concrete DSL (components, interfaces and connections)
 - ★ Define properties for real-time and embedded systems analysis
 - Scheduling policy, compute execution time, latency...
 - Software components to hardware components allocation
- Objective: assist the design of such systems
 - **X** Standardized semantics (formulated with natural language)
 - ★ Textual and graphical syntax

 - **x** Extendable (property definition language and annexes)

Comparison with other Architecture Description Languages (ADL)





Source: Steven P. Miller, AADL standards winter meeting, 2011

General Characteristics



- Components are the main modeling entities
- The standard defines categories of components (keywords of the language); examples of categories a component can belong to:
- Components definition is divided into types, implementations, and subcomponents

 - ★ Implementation: internal structure of the component (e.g. subcomponents)
 - Subcomponents: instances of components, starting from a root system implementation

 Subcomponents: instances of components are starting from a root system implementation.

 Subcomponents: instances of components are starting from a root system implementation.

 Subcomponents: instances of components are starting from a root system implementation.

 Subcomponents: instances of components are starting from a root system implementation.

 Subcomponents: instances of components are starting from a root system implementation.

 Subcomponents are starting fro
- Characteristics of components are structured into sections (e.g. features, properties, subcomponents) identified by keywords of the language
- Details:
 - ★ Components can be declared in any order
 - ★ The language is case insensitive


Language Constructs: Running Example



Initial plan: a really complex system









- Actual case-study
 - Smaller but still representative

System Level Viewpoint Categories



Two categories: system and abstract

System

Abstract

- Different possible objectives
 - ****** Represent, from a very abstract view point, the main constituent of the system, their interfaces and connections.
 - **# System:**
 - o aggregate, by composition, subcomponents describing the execution platform and subcomponents describing the software architecture.
 - Define the main operational modes of the system

Abstract:

 Define structure and interaction without knowing yet the nature of the component CPS&IoT'2022 Summer School

Execution Platform Viewpoint Categories





- Instances of components categories dedicated to the execution platform description

 - # memory: storage component (may be RAM, hard disk drive, cache, etc.)
 - ₩ bus : physical communication link (network cable, etc.)
 - **#** device : interface with the physical environment of the system (sensors/actuators)










Example Execution Platform Components







Software Architecture Viewpoint Categories




- AADL component categories for software
 - ★ Data: information that can be exchanged among software components
 - ★ Subprogram: sequentially executable software, like functions in C programming language
 - ★ Thread: task executing a sequence of functions
 - **X** Process: memory address space allocated for the execution of its thread subcomponents



 These categories focus on operating system and programming elements


Example of Software Components





Example of software components





How to represent these interactions and allocations in AADL?

First, Define Component Interfaces (Component Types in AADL)

in_light: Light



out angle: Integer

- Parameters

 - ★ Usable for subprograms
- Requires or provides data access
 - ★ Usable for subprograms and threads
- Ports

 - **♯ Data, Event or Event Data**
 - ★ Usable for threads and processes



Compute_Angle_PID

Semantical Differences among Features of Software Components




- Data port versus Event Data Port
 - # data port: single value shared among components (no queueing).
 - **# event** or **event data port** : multiple values queued.
- Data Port versus Data access
 - Data access allows access to the data at anytime during the execution of a task / subprogram
 - **X** Data port defines the following semantics:
 - Data becomes available on an input port when the thread starts its execution. Data not used
 in the previous execution of the thread is lost. Data is not updated during the execution of the
 task.
 - Data produced on an output port are sent to the recipient port at the end of the producer task.

Second, need to compose



Thread subcomponents in process implementation:



process implementation Proc.simple
 subcomponents

C_Th : thread ContrThread.Impl;
end Proc.simple;

Subprogram calls in call sequences

Third, need to connect



- Components features are connected hierarchically
 - ★ Thread subcomponents in the process

```
Light_Getter _____in_light: Light ______ Trajectory_Control ____out_angle: Integer _____out_light: Light _____
```

process implementation Proc.simple
 subcomponents
 C_Th : thread ContrThread.Impl;
 connections
 c2: port Bg_Th.out_light -> C_Th.in_light;
end Proc.simple;

X Subprogram calls in the thread but also the thread features with the subprogram calls

```
thread implementation ContrThread.Impl
calls

Call1:

call1:

cp: subprogram computePID;

cs: subprogram computeSpeed;

connections

cc0: parameter cp.currentLight -> in_light;

cc1: parameter cp.angle -> cs.angle;

end ContrThread.Impl;

CPS&IoT'2022 Summer School
```


Value received on the input port is passed as a parameter to the subprogram

Value produced by computePID is passed to compute Speed

Page 21 - MPM4CPS -- Architecture

Combining Execution Platform and Software Architecture Viewpoints





A few words about properties



- Properties in AADL is a way to decorate your model
 - * Properties can be associated to almost any element of your model.
 - # The standard defines a property language: AADL users can define their own **property** sets (means to extend the possibilities of the language).
 - ****** The AADL standard predefines a set of properties for most common used properties in ADLs and real-time embedded systems.
- Example of property definition

```
Actual_Processor_Binding: inherit list of reference (processor, virtual processor, system, device)

applies to (thread, thread group, process, system, virtual processor, device);
```

Example of property association

Things we could not present



- AADL has much more than this
 - ★ Lots of standardized properties

 - ## Flows, to analyse the worst-case latency and jitter of data
 - ★ System/Hardware/Network configuration representation
 - ★ Behavior as state machines (BA)

Open-Source AADL Tool Environment (OSATE)



D IP PARI

- Developed at SEI (Carnegie Mellon University)
- Synchronized textual and graphical editors
- Eclipse-based (EMF, Ecore, Xtext, Graphiti, etc.)
- Actively maintained (more info at https://osate.org/)
 - This is the OSATE Open Source AADL Tool Environment.

Version: 2.10.0.vfinal -- Build id: 2021-10-08

Copyright (c) 2004-2021 Carnegie Mellon University. All Rights Reserved.

This offering is based on technology from the Eclipse Project. Visit http://osate.org and http://www.eclipse.org

Outline



- Model-Based Engineering
- ☐ Introduction to AADL
- ☐ Timing Analyses with AADL
- ☐ Automatic Code Generation with RAMSES
- ☐ Introduction of the Hands-on Exercise

Principles of Response Time Analysis (RTA)



- Problem: the computation unit is shared among different tasks... Is that safe from a timing performance viewpoint?
 - **#** Expressed as: tasks never miss their deadlines
- Assume a set of periodic tasks with a fixed priority scheduling configured using the Rate Monotonic Scheduling principles
 - **X** RMS: the higher the frequency, the higher the priority
 - RTA is meant to compute the worst-case response time of a task, based on:
 - ★ The tasks period
 - ★ The tasks worst case execution time (WCET) for the code of the task

 **

 The tasks worst case execution time (WCET) for the code of the task

 **

 The tasks worst case execution time (WCET) for the code of the task

 **

 The tasks worst case execution time (WCET) for the code of the task

 **

 The tasks worst case execution time (WCET) for the code of the task

 **

 The tasks worst case execution time (WCET) for the code of the task

 **

 The tasks worst case execution time (WCET) for the code of the task

 **

 The tasks worst case execution time (WCET) for the code of the task

 **

 The tasks worst case execution time (WCET) for the code of the task

 **


 The tasks worst case execution time (WCET) for the code of the task

 **

 The tasks worst case execution time (WCET) for the code of the task

 **

 The tasks worst case execution time (WCET) for the code of the task case execution time (WCET) for the case execution time (WCET) for the case
 - ★ The tasks deadline



AADL Properties for RTA



- In terms of structure, we need

 - # The processor on which threads are deployed
- Scheduling properties are
 - ₩ Dispatch_Protocol, usually set with value periodic
 - ****** Compute_Execution_Time represents the execution time interval, where the upper bound is the WCET
 - ★ The *Priority*, meaning is obvious.
 - ₩ Deadline, meaning is obvious.
 - ****** Scheduling_Protocol, associated to the processor, defines the scheduling policy applied by the operating system running on the processor

Example (1/2)




```
PACKAGE synchronous_Pkg
PUBLIC
                                           PROCESSOR CPU
                                           PROPERTIES
WITH Base_Types;
                                               Scheduling_Protocol => (RMS);
                                           END CPU;
SYSTEM synchronous
END synchronous;
SYSTEM IMPLEMENTATION synchronous.others
                                           PROCESS my_process
  SUBCOMPONENTS
                                           END my_process;
    my platform : PROCESSOR CPU;
    my_process : PROCESS my_process.impl;
PROPERTIES
Actual_Processor_Binding =>
         reference(my platform) )
           applies to my_process;
END synchronous.others;
```

Example (2/2)



```
PROCESS IMPLEMENTATION my_process.impl
SUBCOMPONENTS
T1 : THREAD a_thread
   { Dispatch_Protocol => Periodic;
     Compute_Execution_Time=>5 ms..5 ms;
     Period => 15 ms;
     Deadline => 15 ms; };
                                           THREAD a_thread
T2 : THREAD a_thread
                                           END a_thread;
   { Dispatch_Protocol => Periodic;
     Compute_Execution_Time=>5 ms..5 ms;
     Period => 20 ms;
     Deadline => 20 ms; };
                                           END synchronous_Pkg;
T3 : THREAD a_thread
   { Dispatch_Protocol => Periodic;
     Compute_Execution_Time=>5 ms..5 ms;
     Period => 25 ms;
     Deadline => 25 ms; };
END my_process.impl;
```


AADL Inspector



Communications through Data Ports




- Configured with the Timing property; possible values:
 - ****** Sampled (default): similar to a shared variable, except for the read/execute/write semantics
 - Advantage: simplicity
 - o Disadvantage: undeterministic



Communications through Data Ports




- Configured with the Timing property; possible values:
 - ****** Immediate: the recipient is not supposed to start until the output port of the connected thread has been updated
 - o Advantages: deterministic, reduces latency
 - Disadvantages: put constraints on the scheduler and the model (no cycle, consistent periods)



Communications through Data Ports



- Configured with the Timing property; possible values:
 - - o Advantages: deterministic, reduces jitter
 - o Disadvantages: increases latency



Outline




Model-Based Engineering
 Introduction to AADL
 Timing Analyses with AADL
 Automatic Code Generation with RAMSES

☐ Introduction of the Hands-on Exercise

RAMSES (Refinement of AADL Models for Synthesis of Embedded Systems)






More info at https://mem4csd.telecom-paristech.fr/


Model Refinement and Code Generation





Example of RAMSES Refinement Rule





Outline




- ☐ Model-Based Engineering
- ☐ Introduction to AADL
- ☐ Timing Analyses with AADL
- ☐ Automatic Code Generation with RAMSES
- ☐ Introduction of the Hands-on Exercise

Case Study: EV3 Dev Minstorm Lego Robot








CPS&IoT'2022 Summer School

Objectives of the Hands-on Exercise




Understand how to model resource sharing in order to

- 1 ensure it does not jeopardize the program execution because of performance issues
- 2 define timing properties of communicating tasks
- 3 integrate new functions such as an obstacle detection task



Engineering Teams: Two Domains





Mechanical Engineering Task: Assemble the Robot









Embedded Software Engineering Task: Develop the Embedded Software



- Follow instructions at
 - https://mem4csd.telecom-paristech.fr/blog/index.php/training-schools/cps-iot-summer-school-2022/

CPS&IoT'2022 Summer School

Making Teams



- 11 robots → How many students per team?
- Requires Linux
- Provide a Virtual machine and executable to install VMWare
 - Password ramses

CPS&IoT'2022 Summer School

Thanks for your attention

Questions???

CPS&IoT'2022 Summer School



How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project

<u>Thomas Bauer</u>, Rupert Schlick, David Fürcho, Joseba Agirre, Bob Hruska, David Pereira, Jose Proença, Robert Sicher, Ales Smrcka, Ugur Yayan, Bernd Bredehorst, Christoph Schmittner, Behrooz Sangchoolie

thomas.bauer@iese.fraunhofer.de

09-06-2022 | 3rd Summer School on Cyber Physical Systems and Internet of Things 2022

Public





This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 876852. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Austria, Czech Republic, Germany, Ireland, Italy, Portugal, Spain, Sweden, Turkey.

Disclaimer: The ECSEL JU and the European Commission are not responsible for the content on this presentation or any use that may be made of the information it contains.

Agenda

- Motivation
- Project Overview and Objectives
- Project Structure and Assets
- Use case and demonstrators
- V&V Framework
- V&V Methods
- V&V Tools+Workflows
- Standardization
- Closing
- Questions



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer




9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&loT project 3rd Summer School on CPS and loT 2022 | Thomas Bauer


• Automated systems have been around for so long



Ancient Persian clock (16th century BC)



Ctesibius' water clock (2nd century BC)



Christiaan Huygens' pendulum clock (1656)



Synchronous electric clocks (1930s)



Digital clocks

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

• Automation is heavily used in safety-critical systems



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

• Functionality has been in the centre of attention



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

- Functionality has been in the centre of attention
 - With rising complexity, unknown emerging properties of the system may come to the surface making it necessary to conduct thorough **verification** and **validation** of these systems.
 - To be introduced to the market, automated systems need to also be Safe and Secure



• The high complexity of automated systems incurs an overhead on the verification and validation making it **time-consuming** and **costly**.

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project
3rd Summer School on CPS and IoT 2022 | Thomas Bauer

| PU | 7 | 7 |

9 June 2022

Project Overview and Objectives



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

High-level Project Objective

Design, **implement** and **evaluate** state-of-the-art **methods** and **tools** that reduce the **time** and **cost** needed to verify and validate automated systems with respect to **Safety** and **Security** requirements.













WALU35

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Project Overview


- VALU3S is funded by ECSEL JU under Horizon 2020 Work Programme
- Start date: 01/05/2020 Ending date: 30/04/2023 Duration: 36 months
- The consortium consists of 41 partners from 10 countries

The total VALU3S project cost is 25 857 454 €









9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Design, implement and evaluate state-of-the-art methods and tools that reduce the time and cost needed to verify and validate automated systems with respect to Safety and Security requirements.




9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

1


Design, implement and evaluate state-of-the-art methods and tools that reduce the time and cost needed to verify and validate automated systems with respect to Safety and Security requirements.



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Design, implement and evaluate state-of-the-art methods and tools that reduce the time and cost needed to verify and validate automated systems with respect to Safety and Security requirements.



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

·][

Design, implement and evaluate state-of-the-art methods and tools that reduce the time and cost needed to verify and validate automated systems with respect to Safety and Security

Machine requirements.

Hardware based Attacks through cryptographic modules and based.

Fault injection with hardware in the loop (HIL)

Compliance and certification targeted techniques

Model-based Safety Analysis (FTA/FMEA)

Fault injection

Attack injection

Contract-based design analysis

Contract-based design analysis

Formal requirements analysis

Model-based verification

Model checking

Possible analytics

Model checking

Possible analytics

Model checking

BVALU3S

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Design, implement and evaluate state-of-the-art methods and tools that reduce the time and cost needed to verify and validate automated systems with respect to Safety and Security requirements.



SVALU3S

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU]

Design, implement and evaluate state-of-the-art methods and tools that reduce the time and cost needed to verify and validate automated systems with respect to Safety and Security requirements.















9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

<u>ال</u> ا

Target Domains

• 13 use cases (UC) from 6 domains will be evaluated.



9 June 2022











VALU3S

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

17

Definitions of Major Project Assets in VALU3S

- Use Case (UC)
 - Description of how users will implement and work with the developed solution in their industry specific productive environment
 - Outline of the solution from a user's point of view (incl. goals and solution steps)
- Key Performance Indicator (KPI)
 - Metrics measure and/or determine progress or the degree of fulfillment with respect to important objectives or critical success factors within an organization or project
- V&V Method
 - A particular procedure for V&V, especially a systematic or established one
- V&V Tool
 - computer program or technical asset that implements a V&V method or parts of it and often supports the automated the execution of a V&V method or parts of it.
- V&V Workflow
 - orchestrated and repeatable pattern of V&V activities that provide services or process information and consists of sequence of operations
- Demonstrator

9 June 2022


• Use case, utilising the results achieved by the project

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project

3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Project Assets


9 June 2022



737

3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Project Assets and KPIs



Project Asset 1 Use Cases and Demonstrators



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Project Asset 1: Use Cases and Demonstrators

- Use Case (UC)
 - Description of how users will implement and work with the developed solution in their industry specific productive environment
 - Outline of the solution from a user's point of view (incl. goals and solution steps)
- Demonstrator
 - Use case, utilising the results achieved by the project




9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Use case-driven approach

The main objectives of this approach

- (i) gaining insight into the evaluation VALU3S use cases;
- (ii) describing in detail the evaluation and the derivation of respective test re
- (iii) taking the repository of scenarios domains/the use cases.



Use Case Assets

WALU35

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU]

Sample Use Case: Human-Robot-Interaction in Semi-Automatic Assembly Processes

• Use case definition


Automated validation of design concepts and sy

 Modeling, virtualization and simulation of cyl parts, worker, comm. networks, sensors)

• Evaluation object: virtual models of a distribute

• Quality characteristics: fault tolerance

• Design and implementation of a virtual validati



ine on line

Partners









WALU35

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

 $\|$

Use Case Assets Human-Robot-Interaction in Semi-Automatic Assembly Processes

Evaluation Scenarios **Use Case** Requirements

VALU3S_WP1_Industrial_13 - Corruption of input/output signal at robot gripper VALU3S WP1 Industrial 14 - Data manipulation in human-robot-interaction

Test Cases

Evaluation Criteria

Eval_SCP_12 - Software fault tolerance robustness Eval_SCP_13 - Simulation level system robustness

Eval_VV2: Test Coverage (regarding faults and fault combinations)

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Sample Evaluation Criteria for Demonstration

Identifier	Eval_SCP_12
Description	Model-based software testing including fault injection to ensure fault-tolerant use case activitiy. Compliance through measurement and verification results.
Measured quantities	Number of detected faults (e.g. behavior, communication network, timing, algorithmic accuracy)

Identifier	Eval_VV_2
Description	Model-based software testing including fault injection to ensure fault-tolerant use case activitiy. Compliance through measurement and verification results.
Measured quantities	Number of test items covered detected faults (e.g. behavior, communication network, timing, algorithmic accuracy)



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Project Asset 2 Multi-layered V&V Framework



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Project Asset 2: Multi-layered V&V Framework

- Goal: classification and storage of the different V&V elements that are created during the project
- storage of the V&V information in a uniform and homogeneous way
- defines what data related with each V&V activity must be collected and defines the data format.
- methodological framework, enabling the decomposition of elements and components required to conduct system V&V




9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer


PU

28

Multi-layered V&V Framework




Multi-layered V&V Framework



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Multi-layered V&V Framework Example: FERAL in Context of UC4



Project Asset 3 V&V Methods

- Definition
- Classification
- Gap Analysis and Improvement
- Combination



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

V&V-Methods

• Def. V&V method: A particular procedure for V&V, especially a systematic or established one


VALUSS

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

V&V Method: Classification



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

Class: Simulation-based V&V Methods


- Goals:
 - Enable early verification and validation at system design time
 - Replace system integration tests with expensive hardware test equipment by appropriate V&V activities at design time
- Main asset: Models
 - use of models that behave or operate like a given system to predict how the system would respond to defined inputs
- Challenges
 - Coverage of specific quality properties, which involve the development of dedicated simulation components
 - e.g. appropriate models of humans and their interactions with autonomous robots)
 - support to parallelize and accelerate execution and evaluation activities
 - cost-efficient development of simulation components and scenarios is a pre-requisite to fully exploit the advantages of early V&V at system design time.

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

Simulation-based V&V Methods in Development Processes



VALUES

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

JL

Example Method: Virtual Architecture Development and Simulated Evaluation of Software Concepts [VAD]

- Purpose: Efficient and reliable prototyping of complex systems involving cross-domain aspects by integrating heterogeneous components within holistic testing scenarios subject to goal-specific model fidelity and by systematically evaluating properties of interest in self-contained virtual runtime environments.
- Description
- Relationship with other methods: Model-based testing, Model-based robustness testing, Simulation-based verification.



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Example Method: Virtual Architecture Development and Simulated Evaluation of Software Concepts [VAD]

- VALU3S Goals: Reliability; Fault Tolerance; Robustness [Safety]
- **Use case**: Human-Robot-Interaction in Semi-Automatic Assembly Processes [UC4 Pumacy] (Domain: Industrial automation)
- Use case scenarios
 - Industrial_13 Corruption of input/output signal at robot gripper.
 - Industrial_14 Data manipulation in human-robot-interaction



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

Example Method: Virtual Architecture Development and Simulated Evaluation of Software Concepts [VAD]

Strengths

- Enables early verification of the appropriateness of design decisions by providing executable simulation scenarios
- Provides technical solutions for coupling heterogeneous system parts (i.e. different implementation formats and maturity levels) and communication protocols
- Reuses and connects existing simulation tools

Limitations

- Initial abstraction level-dependent efforts for creating simulation scenarios and simulation components
- Trade-off between accuracy and effort for finding an appropriate simulation model quality

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

Project Asset 4 V&V Tools and Workflows



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

 \prod_{i}

Project Asset 4: V&V Tools and Workflows Definitions

- V&V Tool
 - computer program or technical asset that implements a V&V method or parts of it and often supports the automated the execution of a V&V method or parts of it.
- V&V Workflow
 - orchestrated and repeatable pattern of V&V activities that provide services or process information and consists of sequence of operations



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

Project Asset: V&V Tools Tool Description: FERAL 1/2



- Short description: FERAL is a simulation framework for
 - creating virtual prototypes
 - by **coupling simulation models and simulators**, existing code, and virtual hardware platforms and valuating
 - across different abstraction levels and in an early stage of the development process.
- Partner: Fraunhofer IESE
- VALU3S Goals: Reliability; Fault Tolerance; Robustness [Safety]
- **Use case**: Human-Robot-Interaction in Semi-Automatic Assembly Processes [UC4 Pumacy] (Domain: Industrial automation)
- V&V Method: Virtual Architecture Development and Simulated Evaluation of Software Concepts

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU]

JL

Project Asset: V&V Tools Tool Description: FERAL 2/2



- Unique selling points:
 - Enables early verification of design decisions by providing executable simulation scenarios
 - Provides technical solutions for coupling heterogenous system parts and communication protocols.
 - Reuses and connects existing simulation tools.
- New features:
 - Extending the co-simulation interface for Python (to enable the coupling of additional simulation tools (CIROS Simulation Framework)
 - Fault injection component for communication protocol and component behavior
- Link: https://www.iese.fraunhofer.de/en/services/digital-twin/feral.html

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project


3rd Summer School on CPS and IoT 2022 | Thomas Bauer

| PU | 43 |

9 June 2022

Use Case Tool Map

Sample use case:
 Human-Robot-Interaction
 in Semi-Automatic
 Assembly Processes



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Project Asset: V&V-Workflow

 Definition of V&V workflow
 Orchestrated and repeatable pattern of V&V activities that provide services or process information and consists of sequence of operations



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

Verification and Validation Modelling Language (VVML)

- Stakeholder requirements
 - simple and clear notation, i.e., providing few element types and few diagrams
 - based on behavior modelling approaches in software engineering
 - implementable in state of the practice modelling frameworks
 - exchange of artifacts between V&V methods
 - decomposition of V&V methods as implementation of sequences of lower level activities
 - composition of methods to higher level methods
 - preparation for automated and tool-supported analysis of V&V workflows
- **Domain-specific language** for modelling V&V workflows VVML
- Tool: Modelling Framework Enterprise Architect (EA) + Profile
- Levels of modelling
 - V&V Method Specification (→ base elements)
 - V&V Workflow Definition (→ sequence of activities and flow of artifacts)



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

V&V Workflows Main Outputs

- Modelling Language VVML
- Tool-Support based on standard modelling framework Enterprise Architect (EA)
- Guidelines and handbook for V&V workflow modellers




9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

 \prod_{i}

VVML Elements




Tool Framework: Enterprise Architect

VALUJS

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Tool-supported Design of VVML Elements



Tool Framework: Enterprise Architect

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

Design Elements of V&V WorkflowsDefinition of base assets for defining V&V workflows and sub-activities

Element	Decription
Start Workflow	Node that initiates the beginning of a workflow
Stop Workflow	Node that indicates the end of a workflow
Activity	Atomic action that is not further decomposed into steps
Call Behavior	Invocation of another method, which is further decomposed in another method workflow diagram
Activity Artifact	Activity interface for its input and output artifacts
Gateway	Branching of sequence flow based on condition
Fork / Join	Enables parallel sub-paths of sequence and artifact flows
Sequence Flow	Sequential connection of VVML activities
Artifact Flow	Exchange of artifacts between activities or from/to method interfaces




9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU]

)[



Project Asset: Standardization



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Project Asset: Standardization

- Incorporating recommendations from industrial standards of project-related domains
 - Automotive
 - Railway
 - Aerospace
 - Industrial automation / robotics
 - Health / medical
 - Agriculture

9 June 2022

• Exchange and involvement of partners in standardization group regarding VALU3S results

) (PU) 5

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

Standardization Landscape

			Domain							
Standard	Comment	Agriculture	Aerospace	Automotive	Railway	Industrial Automation and robotics	Health			
IEC 61508	Domain independent basic safety standard. Security is partially considered (during risk analysis) and a maintenance phase with a discussion about the role of security is ongoing.	Х	Х	Х	Х	Х	Х			
IEC TR 63069	Framework for the interaction from safety to security on a domain independent level.	Х		Х	Х	Х	Х			
IEC 62443-1	General describes overarching concepts, terms and metrics for secure IACS systems. Ongoing rework of some subparts.				Х	Х				
IEC 62443-2	Policies & Procedures present the management framework for implementation, patching and operation. Ongoing rework of some subparts.				Х	Х				
IEC 62443-3	The system level is aimed at Asset Operator and System Integrator and describes necessary activities and processes during the system engineering. Ongoing rework of some subparts.				Х	Х				
IEC 62443-4	The component level is for Product supplier and describes how to develop secure components for the integration in IACS. Ongoing rework of some subparts.				Х	Х				
ISO 26262	ISO 26262 Edition 2 was published in 2018 and focuses on functional safety for automotive systems. It could be applied to vehicles in the farming domain and the interaction with security (e.g. combining V&V) is included.	Х		Х						

VALUES

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&loT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

Project Asset: Standardisation Recommendation from Standards

- ISO 26262 6 [SW-Part]
- Fault injection in software integration test:
 - Focus: test the appriateness of hardware-software interfaces related to safety mechanisms.
 - Injection targets
 - SW Architectural Design and HW-SW Interfaces
 - Safety-related functionality of integrated SW subsystem
 - Robustness and fault tolerance
 - Communication network and resources
 - Verify freedom from interference.



9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

Publications

- General Papers
 - J.A. Agirre et al., The VALU3S ECSEL project: Verification and validation of automated systems safety and security, Microprocessors and Microsystems. Vol. 87, 2021
 - T. Bauer et al., Cross-domain Modelling of Verification and Validation Workflows in the Large Scale European Research Project VALU3S, SAMOS 2021
 - J.L. de la Vara et al., A Proposal for the Classification of Methods for Verification and Validation of Safety, Cybersecurity, and Privacy of Automated Systems. QUATIC 2021: 325-340
- List of Publications
 - https://valu3s.eu/publications/



9 June 2022 How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

Summary and Outlook

- Current status
 - Use-case driven approach has been defined and implemented through all WPs
 - V&V framework, methods, and workflow modelling approach modelling are defined and in use
 - V&V tool are being developed and integrated
 - Initial evaluation of V&V methods, tools, and framework has been conducted
- Next steps
 - Continuous monitoring regarding project objectives and use case goals
 - · Adaptation and improvements of assets (esp. tooling) based on initial results
 - Creating and sharing reusable solutions (methods, workflows, tools) for the V&V community

9 June 2022

How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project 3rd Summer School on CPS and IoT 2022 | Thomas Bauer

PU

JL

Follow us on:




https://www.linkedin.com/company/valu3s-project/



https://twitter.com/valu3s_project





Further Questions?

Thomas Bauer Fraunhofer IESE

thomas.bauer@iese.fraunhofer.de

Verification and Validation of Automated Systems' Safety and Security

www.valu3s.eu






This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 876852. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Austria, Czech Republic, Germany, Ireland, Italy, Portugal, Spain, Sweden, Turkey.

Disclaimer: The ECSEL JU and the European Commission are not responsible for the content on this presentation or any use that may be made of the information it contains.

Tool-supported solesign systems and internet of things (SS-GPSIot12022), 7-11 June 2022; BUDVA; MONTENEGRO of V&V Workflows



Project Asset: Standardization 3rd SUMMER SCHOOL on CYBER PHYSICAL SYSTEMS and INTERNET of THINGS (SS-CPSIoT'2022), 7-11 JUNE 2022, BUDVA, MONTENEGRO Project Asset: Standardization



Project Asset: Standardization

- Incorporating recommendations from industrial standards of project-related domains
 - Automotive
 - Railway
 - Aerospace
 - Industrial automation / robotics
 - Health / medical
 - Agriculture
- Exchange and involvement of partners in standardization group regarding VALU3S results



Standardization Landscape Standardization Landscape

				Domain						
Standard	Comment	Agriculture	Aerospace	Automotive	Railway	Industrial Automation and robotics	Health			
IEC 61508	Domain independent basic safety standard. Security is partially considered (during risk analysis) and a maintenance phase with a discussion about the role of security is ongoing.	X	X	X	X	X	X			
IEC TR 63069	Framework for the interaction from safety to security on a domain independent level.	X		Χ	X	Х	X			
IEC 62443-1	General describes overarching concepts, terms and metrics for secure IACS systems. Ongoing rework of some subparts.				X	Х				
IEC 62443-2	Policies & Procedures present the management framework for implementation, patching and operation. Ongoing rework of some subparts.				X	Х				
IEC 62443-3	The system level is aimed at Asset Operator and System Integrator and describes necessary activities and processes during the system engineering. Ongoing rework of some subparts.				X	X				
IEC 62443-4	The component level is for Product supplier and describes how to develop secure components for the integration in IACS. Ongoing rework of some subparts.				X	Х				
ISO 26262	ISO 26262 Edition 2 was published in 2018 and focuses on functional safety for automotive systems. It could be applied to vehicles in the farming domain and the interaction with security (e.g. combining V&V) is included.	X		X						



Project Asset: Standards attromines (SS-CPSIoT'2022), 7-11 JUNE 2022, BUDVA, MONTENEGRO Recommendation from Standards

- ISO 26262 6 [SW-Part]
- Fault injection in software integration test:
 - Focus: test the appriateness of hardware-software interfaces related to safety mechanisms.
 - Injection targets
 - SW Architectural Design and SW Interfaces
 - Safety-related functionality of integrated SW subsystem
 - Communication network and resources
 - Check robustness and fault tolerance
 - Verify freedom from interference.



Project Asset: Standards attromines (SS-CPSIoT'2022), 7-11 JUNE 2022, BUDVA, MONTENEGRO Recommendation from Standards

- ISO 26262 4 [System-Part]
- Using fault injection to cover safety requirements and check safety mechanisms
- HW-SW-Integration Test
 - Fault injection is recommendard test from ASIL-B
- System Integration Test
 - Fault injection is recommendard test from ASIL-C
- Vehicle Integration Test
 - Fault injection is recommendard test from ASIL-A



Publications

General Papers

- J.A. Agirre et al., The VALU3S ECSEL project: Verification and validation of automated systems safety and security, Microprocessors and Microsystems. Vol. 87, 2021
- T. Bauer et al., Cross-domain Modelling of Verification and Validation Workflows in the Large Scale European Research Project VALU3S, SAMOS 2021
- J.L. de la Vara et al., A Proposal for the Classification of Methods for Verification and Validation of Safety, Cybersecurity, and Privacy of Automated Systems. QUATIC 2021: 325-340
- List of Publications
 - https://valu3s.eu/publications/



Summary and Outlook

Current status

- Use-case driven approach has been defined and implemented through all WPs
- V&V framework, methods, and workflow modelling approach modelling are defined and in use
- V&V tool are being developed and integrated
- Initial evaluation of V&V methods, tools, and framework has been conducted

• Next steps

- Continuous monitoring regarding project objectives and use case goals
- · Adaptation and improvements of assets (esp. tooling) based on initial results
- Creating and sharing reusable solutions (methods, workflows, tools) for the V&V community




Further Questions? 3rd Summer School on Cyber Physical Systems and Internet of things (SS-CPSIot'2022), 7-11 June 2022, Budva, Montenegro

Thomas Bauer Fraunhofer IESE

thomas.bauer@iese.fraunhofer.de

FERAL Tool

https://www.iese.fraunhofer.de/en/ services/digital-twin/feral.html



Follow us on:



https://www.linkedin.com/company/valu3s-project/



https://twitter.com/valu3s_project



https://www.youtube.com/ channel/UCBvhaW8hkWg opiJWbFBrIFQ

Verification and Validation of Automated Systems' Safety and Security

www.valu3s.eu









Intelligent Secure Trustable Things

How to develop trustworthy smart systems? Framework to facilitate Trustworthiness of Smart Systems for End Users










InSecTT has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 876038. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Austria, Sweden, Spain, Italy, France, Portugal, Ireland, Finland, Slovenia, Poland, Netherlands, Turkey



<u>Disclaimer excluding JU responsibility</u>

The document reflects only the author's view and the Commission is not responsible for any use that may be made of the information it contains.



"Employment office algorithm: Researchers warn of discrimination and complain about the lack of transparency"

derstandard.at (25.02.2020)



https://www.ams.at/arbeitsmarktdaten-und-medien/medien/presse-fotos/-service-fuer-arbeitsuchende

2022-06-09 CPS&IoT'2022 Summer School – Ebinger & MortI Page 2



"Twitter apoalogises for 'racist' image-cropping algorithm"

- theguardian.com (21.09.2020)


Entire picture:

2022-06-09





Twitter preview (2020):



Which will the Twitter algorithm pick: Mitch McConnell or Barack Obama?



3:05 PM - 19 Sep 2020

CPS&IoT'2022 Summer School – Ebinger & Mörtl


https://pbs.twimg.com/media/EiT7aXCU0AANjKi?format=jpg&name=4096x4096 https://web.archive.org/web/20200919220517/https://twitter.com/bascule/status/1307440596668182528

. -9- -



"Amazon scrapped 'sexist Al' tool"

- bbc.com (10.10.2018)



https://www.data-traction.at/wp-content/uploads/2019/05/ams_algo_v1.png

2022-06-09 CPS&IoT⁻2022 Summer School – Ebinger & MortI Page 4



"Employment office algorithm: Researchers warn of discrimination and complain about the lack of transparency"

- derstandard.at (25.02.2020)

"Twitter apoalogises for 'racist' image-cropping algorithm"

- theguardian.com (21.09.2020)

"Amazon scrapped 'sexist Al' tool"

- bbc.com (10.10.2018)



Need for developing smart systems in a human-centered, ethical and trustworthy way

2022-06-09 CPS&IoT'2022 Summer School – Ebinger & Mörtl

Objectives



- Examples on problems caused by smart systems that show the need for developing smart systems in a human-centered way
- Overview on guidelines for ethical and trustworthy AI
 - EU Ethics Guidelines (2019)
 - ISO standard 24028 at stage 60:60 (2020) (trustworthiness in AI)
 - EU guidelines and proposed regulations for trustworthy AI (2021)
- Contextualization of technical systems
- Examples on considering user requirements in development of smart systems
- How to develop smart systems in a human-centered way (InSecTT framework)



content/uploads/2019/05/ams_algo_v1.png



2022-06-09

CPS&IoT'2022 Summer School – Ebinger & Mörtl

. -9- -

InSecTT – Intelligent Secure Trustable Things



- InSecTT Intelligent Secure Trustable Things
- The project aims at creating trust in Al-based intelligent systems and solutions
- Trust and trustworthiness are investigated from the human's perspective
- · Find details on insectt.eu



54 partners from 12 countries



Focus of InSecTT

2022-06-09 CPS&IoT'2022 Summer School – Ebinger & Mörtl Page 7

792

What does trustworthy and ethical mean?



Trust

"... the attitude that an agent [smart system] will help <u>achieve an individual's goals</u> in a situation characterized by <u>uncertainty and vulnerability</u>" Lee & See (2004)

Ethical

"Ethical behavior is based on written and unwritten <u>codes of principles</u> and values held in society."

"Ethics reflect beliefs about what is right, what is wrong, what is just, what is unjust, what is good, and what is bad in terms of human behavior." LumenCandela




Trustworthiness and ethical principles for AI emerged

LumenCandela: https://courses.lumenlearning.com/boundless-management/chapter/ethics-an-overview/

EU Ethics Guidelines Requirements for ethical AI








2022-06-09

CPS&IoT'2022 Summer School – Ebinger & Mörtl High-Level Expert Group on Artificial Intelligence (2019) Page 9

ISO Approach on trustworthy AI: Standard 24028



- 1 Scope and definitions
- 2 Normative references
- 3 Terms and definitions
- 4 Overview
- 5 Existing frameworks applicable to trustworthiness
- 6 Stakeholders
- 7 Recognitions of high-level concerns
- 8 Vulnerabilities, treats and challenges
- 9 Mitigation measures
- 10 Conclusion



2022-06-09

CPS&IoT'2022 Summer School – Ebinger & Mörtl

795

Definition of Stakeholders



"Different stakeholders can hold differing views of the relative importance of different proposed characteristics for a trustworthy AI"

- Standardization of terms and a conceptual framework for trustworthy AI allows for understanding and communication between different stakeholders
- Proposed stakeholder types are defied based on roles in the AI value chain:
 - Data source, AI system developer, AI producer, AI user, AI tools and middleware developer, test and evaluation agency
- Stakeholder can differ in their views on trustworthy AI based on background and values
 - Principles proposed by the European Commission's High Level Expert Group working paper on Trustworthy AI build on the European Charter of Fundamental Rights
 - Different worldviews, such as Western Ethics, Buddhism, Ubuntu, Shinto, could bring the need to be considered in communicating trustworthy AI characteristics at a global level



Need to define and consider relevant stakeholder in order to apply recommendations in an adequate way

2022-06-09 CPS&IoT'2022 Summer School – Ebinger & Mörtl Page 11

Explainability



"Although the explainability alone is not sufficient to guarantee the transparency of an Al system, it is an important component of a transparent Al system"

Explanations...

- ... can refer to the AI itself and the results by the system
- ... should depend on the recipients and their current understanding
- ... can be presented before the use (ex-ante) or after the use (ex-post)

Ex-ante: to establish trust that the system is well designed and serves its purpose

Establishes trust with the users and motivate the use of the AI system in the first place

Ex-post: needed to explain specific algorithmic results and the circumstances they were made in

Ensures transparency



Ex-ante and ex-post explanations should be consistent

2022-06-09 CPS&IoT'2022 Summer School – Ebinger & Mörtl Page 12

797

Approaches to Explainability



- Explanations can be generated in different stages of AI development:
 - Pre-modelling: Understanding the data before building the model
 - Modelling: Al models can explain their decisions or are inherently interpretable
 - Post-modelling: explanations about decisions of non-interpretable AI models
 - Explanations can be locally by a specific example of input/output or globally by explaining the general concept
- Different types of explanations can be used:
 - Causal: "How something functions"
 - Epistemic: "How we know it functions"
 - Justificatory: "On what ground it functions" or justificatory
 - Formulating explanations brings the need for a trade-off between accuracy and understandability

2022-06-09

CPS&IoT'2022 Summer School – Ebinger & Mörtl

Controllability



- Controllability can be addressed by implementing reliable mechanisms for the operator to take over control from the AI system
 - Need to clarify "who is offered what control over whose AI systems where multiple stakeholders are involved (e.g., the service provider or product vendors, the provider of the constituent AI, the user or an actor with regulatory authority)"
- Need to integrate human-in-the-loop control points in the AI system lifecycle to ensure reliable decision-making:
 - Decision makers with autonomy in the final decision-making process when taking into account the outcomes of AI systems
 - Domain experts given the opportunity to provide feedback to re-assess the AI system, to explain why it works in a certain way but also to improve the operation of the system

2022-06-09

CPS&IoT'2022 Summer School – Ebinger & Mörtl

Proposed regulations for AI (2021)





Brussels, 21.4.2021 COM(2021) 206 final

2021/0106 (COD)

Proposal for a

REGULATION OF THE EUROPEAN PARLIAMENT AND OF THE COUNCIL

LAYING DOWN HARMONISED RULES ON ARTIFICIAL INTELLIGENCE (ARTIFICIAL INTELLIGENCE ACT) AND AMENDING CERTAIN UNION LEGISLATIVE ACTS


{SEC(2021) 167 final} - {SWD(2021) 84 final} - {SWD(2021) 85 final}

2022-06-09 CPS&IoT'2022 Summer School – Ebinger & Mörtl Page 15

800

Differentiation between Four Risk Levels





801

Today's Focus



Unacceptable Risk
 Ban
 Risk management system
 Record-keeping
 Transparency
 Human oversight
 Accuracy, robustness and cybersecurity obligations

Free use

2022-06-09

Minimal Risk

CPS&IoT'2022 Summer School – Ebinger & Mörtl

Article 9 – Risk Management System



- Risk management system needs to be included throughout the entire lifecycle
 - Risk analysis of "known and foreseeable risks" shall be performed
 - These risks should be estimated considering use according to the intended purpose but also in case of "reasonably foreseeable misuse"
 - Risk evaluation based on post-market monitoring and adaption of risk management measures shall be applied if needed
- Identified residual risk shall be deemed acceptable and communicated to the user
 - Risk management measures shall reduce residual risk as far as possible
 - Where appropriate, mitigation and control mechanisms need to be used if the risk cannot be eliminated
- For the purpose appropriate risk management measures shall be identified by testing throughout the development

2022-06-09

CPS&IoT'2022 Summer School – Ebinger & Mörtl

Article 13 – Proposed AI Regulations (European Commission) Transparency and provision of information to users



"High-risk AI systems shall be designed and developed in such a way to ensure that their operation is sufficiently transparent to enable users to interpret the system's output and use it appropriately..."

- High-risk AI shall be accompanied by for the user understandable instructions
- Various required aspects about which the user must be informed are defined
 - Identity and the contact details of the provider
 - Intended purpose of the high-risk AI
 - Level of accuracy, robustness and cybersecurity
 - Known and foreseeable circumstances that...
 - ...could impact expected level of accuracy, robustness and cybersecurity
 - ...may lead to risks to the health and safety or fundamental rights
 - "when appropriate, specifications for the input data, or any other relevant information in terms of the training, validation and testing data sets used"
 - The expected lifetime and necessary maintenance/care measures to ensure the proper functioning of that AI (e.g., software updates)

CPS&IoT'2022 Summer School – Ebinger & Mörtl

Article 14 - Human Oversight



"High-risk AI systems shall be designed and developed in such a way, including with appropriate human-machine interface tools, that they can be effectively overseen by natural persons during the period in which the AI system is in use"


- Measures to achieve human oversight on a cognitive level
 - Ensure that the user has a full understanding of the Al´s capabilities/limitations
 - Enable the user to monitor, detect and address anomalies/dysfunctions/unexpected performance
 - Design with awareness of automation bias
 - Address the user's tendency to initially overtrust technical systems
 - Enable the user to correctly interpret the system 's output
- Measures to achieve human oversight on a behavioral level
 - Provide the possibility to intervene/interrupt on AI operation through "stop" button or similar
 - Allow stakeholder to disregard/override/reverse output of Al

2022-06-09

CPS&IoT'2022 Summer School – Ebinger & Mörtl

Contextualization of technical systems





2022-06-09 CPS&IoT'2022 Summer School – Ebinger & Mörtl Page 21





Intelligent Secure Trustable Things

Part 2 - Solutions

Developing smart Systems in a Human-**Centered Way**



InSecTT has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 876038. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Austria, Sweden, Spain, Italy, France, Portugal, Ireland, Finland, Slovenia, Poland, Netherlands, Turkey




<u>Disclaimer excluding JU responsibility</u>

The document reflects only the author's view and the Commission is not responsible for any use that may be made of the information it contains.

11 May 2022

Example of applying ECCOLA







2022-06-09 CPS&IoT'2022 Summer School – Ebinger & Mörtl Page 23

Example of applying ECCOLA



In a workshop we discussed trustworthiness risks for a use case using "ECCOLA":







Identified trustworthiness risks:

- Insufficient transparency for different stakeholder
- · Privacy of passengers and other road users
- · Sharing of some sensitive data seems required
- · Observed possible tension between different trustworthiness risks

Framework for developing smart Systems in a Human-Centered Way



- So, how to develop trustworthy ethical AI systems?
- The single overarching theme
 - is to formulate trustworthiness
 - and ethics requirements
- early on into the development process and
- then manage them during the duration of the product life-cycle.
- Not dissimilar to a achieving a safe system
 - Much larger than just technical
 - Need to bring requirements that are not visible in the design of the components.
 - The safety challenges of an airplane are being observed in the real world and then shape the safety requirements on the components and organizational processes.



11 May 2022 InSecTT Page 25

HSI Framework for Building Trustworthy AI Systems



- 1. Of critical importance is the start of the system development with a system objective and mission
 - to derive the necessary contextualization of how and where the system will be used.
 - It is not possible to derive ethical or trustworthiness requirements for a computer chip, if its intended application, use, and use context is unknown.
- 2. Steps 2 through 5 collect the necessary information about the involved technologies and human stakeholders and formulate
 - Scenario based methods
 - Prime vehicle for requirements that are derived from the concept of operations.
 - Specifically, acceptable explainability methods are derived from knowledge about the user.
- Use scenarios inform design, verification, and are updated through actual operations...
 - Red thread through holistic system behavior

1.System
Objectives

2.Analysis of Environment,
People, Organizations, and
Technology

4.Concept of
Operations
Operations

5.Requiremen
ts

9.System
Verification

8.Integration
and Test

7.Implementation

2022-06-09 CPS&IoT'2022 Summer School – Ebinger & Mörtl Page 26


HSI Framework for Building Trustworthy AI Systems



- To successfully bring trustworthiness and ethical requirements into the R&D processes early on
 - organizational structures and responsibilities need to be defined upfront.
 - Three interconnecting cornerstones are critical:
 - (A) a research organization
 - Capability to extract and represent contextual requirements
 - (B) a holistic development organization
 - strong multi-disciplinary solutions
 - (C) a life-cycle long learning and maintenance operations
 - To address continuously changing aspects of the system.
 - Cornerstones are linked via
 - Virtualization tools,
 - Iterative design processes and refinement, and
 - Standardization schemes to aid collaboration and team work

2022-06-09

CPS&IoT'2022 Summer School – Ebinger & Mörtl



rago

HSI Cornerstones



A. "Assess, Understand, Conceive"

- provide information about the intended use situation for the development of smart systems
- To achieve sustainable acceptance and use.
- Technical feasibility and cost-effectiveness are thereby concept-forming factors equal to the usage situation information, this is a novelty here.

B. "Design Holistically"

- translates the vision from cornerstone 1 into a holistic design of the system.
- Holistic: orchestrated teams of multidisciplinary specialists work together
- This serves as a point of convergence across the disciplines and teams.

C. "Continuously Adapt"

- continuous adaptation and updating of products
 - education of users during the life cycles of smart technologies
 - Effective adaptations require detailed information about user and usage conditions.

11 May 2022 InSecTT Page 28

Conclusions



- High-level requirements for trustworthy and ethical AI are defined by several institutions and groups
- Approaches were already undertaken in the past to make requirements applicable





There is a need for holistic human centered development approaches

 The InSecTT framework guides through a process for developing trustworthy smart systems in a user centered approach



11 May 2022 InSecTT Page 29



Intelligent Secure Trustable Things

Reference architecture for trusted AloT systems: certification, standardization and regulation

Ramiro Robles



InSecTT has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 876038. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Austria, Sweden, Spain, Italy, France, Portugal, Ireland, Finland, Slovenia, Poland, Netherlands, Turkey




Certification and consumer trust



 Certification is the process by which a government or industrial association or regulatory body qualifies a product, service, goods or processes against predefined standards, norms or recommendations.

 This certification process aims to create trust in the end consumer or in involved stakeholders.




Certification and consumer trust



- The end consumers trust more in a product if it is certified by an industrial association or a regulatory body.
- The certification process can be complex, and it varies according to the type of product, country or region of world, and the consumer idiosyncrasy.
- Globalization has created the need to harmonize certification, standardization and regulation of multiple products, services or processes across countries.
- Labels, seals, marks, are the visible result of a product certification



2020-MM-DD




Product A Label, seal, mark

nSecTT

The Internet of Things



- A new paradigm for using small embedded processors, sensors, actuators in every-day objects, machines or wearable devices communicating with each other or with Edge/cloud infrastructure
- Objective: Bridge the gap between the physical world of objects and the virtual world of computers
- Huge implications on automation, control, Sensing of environmental parameters, machine to machine communication, automated industrial processes, etc
- Regarded as the new industrial revolution.
- Real impact of Internet and Wireless technology will be with the IoT or Internet of Everything (IoE)



2020-MM-DD InSecTT Page 4


The need for certification on the Internet of Things



Page 5

- IoT promises a new generation of devices with embedded processors with networking capabilities.
- New services, products and issue will be created by the upcoming technological advances.
- Great challenge for certification entities due to the wave of millions of products, services and implications to human lives that the services are expected to bring.
- More complex certification issues. Products,

2020-MM-DD



How did we get here?




- IoT is an evolution of multiple technologies, market acceptance, and socio-economical and political landscape.
- Electronic components become more efficient and reduced in size. They are now cheap enough to be embedded in small devices hosting sensors and actuators that can detect/sense/modify environmental variables or control machines.
- Communication technologies are also evolving to deal with constrained resource devices, low encryption capabilities, and in future scenarios real-time machines and applications.
- User adoption has been evolving. The adoption of mobile communications provides a predecessor that can indicate openness of the market.
- At the political and social levels great efforts are being made to push for standardization and certification of the potential new devices. This obviously has strategic global implications and great national security risks that different countries are taking seriously.

2020-MM-DD InSecTT Page 6

How did we get here?




- Privacy by design
 - GDPR
 - Europrise seal
- IoT trustworthiness label
- Cybersecurity budget in Europe increase substantially
 - Creation and strengthening of the ENISA



2020-MM-DD InSecTT Page 7

Technology evolution





Cloud /Edge processing



- Recent advances in Internet transport technology, storage and capacity have pushed for the use of centralized application and data processing.
- Large number of sensor readings and data can be processed in the same location (cloud)
- More accuracy is achieved by using large amounts of data for optimization (Big Data)
- Recent years propose the use of Edge processing to reduce latency and security




2021-09-15 InSecTT Page 9

Artificial Intelligence and IoT



- Artificial intelligence is experiencing a boom in the last few years. Ability to learn from existing data and predict afterwards.
- It matches perfectly the IoT as a source of data to be processed in the cloud or Edge
- Machine learning can be used to refine, detect, predict events based on the collected information from objects and embedded processors.
- The fusion of AI and IoT, also called AIoT, is one of the main technologies that will boom in the coming years. It promises to bring IoT to a new level. For example: critical industrial applications



What is 5G?




- 5G is the next generation of wireless cellular infrastructure.
 - Convergence of cellular, wireless sensor, IoT, M2M and CPS systems
 - New standards for mobile comms are named as generations
- A generation is a set of complex industrial technology standards that lead to business, marketing, and multiple sets of verticals or applications
- Generations may differ from region to region
- They are endorsed by the technological leaders of the telecom industry, and they have strategic regional and international importance
- Generations are needed because there is a natural advance in technology that allows new features
 - Features can be enabled by market need or
 - Features can enable market needs

DTT Page 1

Objectives



- 5G has four main objectives beyond 3G/4G systems:
 - higher capacity,
 - ultra-low latency for machine-type traffic support, and
 - dense object connectivity demand (IoT or Internet of things)




OTT Page 12

Motivations



- 50 billion devices will be connected to the cloud in 5-10 years time
- Industrial automation (M2M) and cyber-physical systems are expected to proliferate thanks to wireless pervasive connectivity (e.g., automated driving and structure health monitoring)
- Current cellular technologies cannot cope with the scalability of large numbers of "things" connected wirelessly with ultra-low latency
- 3G/4G solutions were designed for human users, not for machines.
- WSNs cannot achieve cellular coverage service for industrial IoT



COTT Page 13

Is 5G bad for health?



- 5G will use a mmwave spectrum
 - Shorter wavelengths can have higher impact on smaller objects and human organs. However, the mmwave signals decay really fast in space.
 - Cell sizes are much smaller than mm waves. Cell mutation is not likely to occur.
 - 5G also uses **MIMO technology** that can potentially reduce Tx power, can also avoid body absorption.
 - 5G technology is also more efficient in terms of power
 - Mm wave spectrum is expected to be used in highly dense urban scenarios, not for home or indoor environments.
 - KEEP and EYE on the product: exposure x power x frequency

CONCLUSION:

 More studies need to be conducted, but the issues raised by some groups seem to be not likely or with low probability

SCOTT Page 14

5G and IoT



- The advent of 5G means
 - objects can have a direct access to the cloud/Edge
 - Low cost per device/area
 - ultra low latency,
 - wider coverage than with other technologies
 - Higher capacity,
 - higher scalability
 - Experience with mobility, handover, roaming, etc.


Standardization



- The process of making something conform to a standard
- Industrial associations, regulation bodies, government entities agree on standards or norms for different products, services, goods, etc.
- Certification is based usually on standards. Not usually conducted by the same entity. Standards are released so that product conform to these guidelines
- Standards are the basis of modern economy
 - Rules for interoperability, legitimate and fair competition between products, goods, services, etc
- Standards are the basis of the boom of telecommunication systems
 - Interface definition, compatibility between components, quality of service ensured, etc.


Standardisation and regulation bodies






Per industrial domain





Regulation framework






Page 19

Typical structure for standardisation national bodies





- Each country has a pyramidal standardization and regulation framework
- There is a need to approve, create or correlate international standards to be adopted at te national levels.
- Usually the work is split into technical committees and working groups.



Examples of organization of Standardization and regulation bodies








Example of standardization process (ISO)






What is a reference architecture?




- A generic architecture useful for design particular instances and use cases aligned with international standards and guidelines
- A high-level overview for infrastructure design and application overview
- Not a simple conexion of boxes anymore
- Modern reference architectures are a complex collection of views or perspectives, each one providing particular insights that highlight different feature for different stakeholders
- Reference architecture ae basis for alignment, design, validation, verification standardization and certification of modern IoT systems.



Modern IoT architectures



- IoT Architecture reference model (ARM)
- IEEE IoT architecture
- ISO reference architecture
- ITU reference architecture
- ETSI M2M architecture
- AIOTI architecture
- DEWI/SCOTT/InSecTT architecture



DEWI/SCOTT/InSecTT projects



- DEWI (Dependable Embedded Wireless Infrastructure)
 - Dependability of sensor networks
 - Interoperability
 - 15 use cases, 10 technology items, 57 partners
- SCOTT (Secure Connected Trustable Things)
 - Security, privacy, trust
 - Internet of Things
 - 15 use cases, 10 technology items, 57 partners
- InSecTT (Intelligent Secure Connected Trustable Things)
 - Artificial Intelligence , Edge Computing
 - Internet of Things
 - 15 use cases, 10 technology items, 57 partners










Page 25

DEWI/SCOTT/InSecTT Reference architecture



- Definition: "A set of guidelines for infrastructure organization of IoT use cases supporting the objectives of the projects"
- The framework for a high-level analysis of all building blocks of use cases in different industrial domains
- Interface and vulnerability analysis per layer and entity.
- Framework for reusability and cross-domain interpretation
- High level perspective of use case requirements, roadmap, and forecast analysis
- Compilation of expertise accumulated across different use cases in different industrial domains.
- Framework for standardization needs in detail (forensic analysis)



INSECTT Reference architecture




 The INSECTT Reference architecture consists of multiple views or perspectives of a generic IoT system

The multiple views approach is useful for modern IoT use cases with multiple

stakeholders

- The INSECTT RA consists of
 - Entity model
 - Functionality Model
 - Information Model
 - Domain Model
 - Communication model
 - Ontology model



Entity model



 Bubble is a high-level WSN with a unique gateway (Bubble Gateway), controlling wireless and wireline infrastructure.

Attributes:


Interoperability (single protocol or semantics model for interoperability)

Integration of new and legacy critical industrial

sensors to a modern IoT infrastructure

Three-level organization

- L0 Wireless
 - Nodes and WSN Gateway
- L1 wireline- existing critical infrastructure
 - For example: aeronautical internal bus, CAN bus
- L2 interoperability
 - Cloud, Edge servers. The Bubble Gateway can also act as fog or Edge server.




Functional model



- Hybrid model combining ISO, ITU, AIOTI, SNRA, and AIOTI
- Security functionalities on each layer
- Software interfaces between layers
- HW interfaces between entities
- SL-CAL Trustworthiness metrics per layer.

Interface SL-CLM Interface NL-CLM Interface DL-NL



2020-MM-DD Page 29

Interface

The Bubble and high-level architecture evolution



Based on ISO/SNRA Interoperability ETSI M2M, IoT-ARM LO/L1/L2 layering for Wireless/wireline



Dependability inside the bubble Integration Wireless/wireline industrial WSN and IoT Cross-domain reusability Interoperability Integrated sensors into IoT

Full I oT architecture (around the bubble)
Hybrid ISO SNRA ITU, ISO, AIOTI, IEEE IoT
architectures

LO/L1/L2 layering for Wireless/wireline Security sublayers and processes



Dependability inside the bubble
Integration Wireless/wireline industrial WSN and IoT
Cross-domain reusability
Interoperability
Integrated sensors into IoT
Trustworthiness and security metrics
Bubble gateway as Edge processor
Inter-bubble communications based on trust
indicator
Blockchain compatibility


Full IoT architecture (around the bubble) Hybrid ISO SNRA ITU, ISO, AIOTI, IEEE IoT architectures LO/L1/L2 layering for Wireless/wireline

Security sublayers and processes

Specific AI models and impact analysis



Virtualized Bubble
Multiple connections inside the Bubble
Long and short-range communications
Direct cloud connections inside the bubble ar
for internal users



Key Messages



- Boosting Security, Privacy, Safety and Trust for IoT
- Ensuring Industry-compliant Connectivity via Cloud Integration
- Developing Innovative Energy-constrained and Autonomous IoT Components
- Providing a Reference Architecture for Secure Connected Trustable Things demonstrated across 5 Domains
- Design a scientifically sound yet practical Methodology for developing Trusted Systems

SCOTT Vision



Vision 2025 **Building Trust in the Internet of Things**

Applied in and across Building & Home, Automotive, Aeronautics, Rail, and Healthcare

Security, Privacy, Safety and Trust for IoT



Industrialgrade **Connectivity** via **Cloud** Integration



Energyconstrained and autonomous IoT components





Design

Methodology for

Trusted Systems



Reference Architecture


Secure Connected Trustable Things for usable industrial solutions


SCOTT Bubble



- SCOTT envisions an Internet of Bubbles, each bubble encapsulating legacy or state of the art industrial technologies (wireless and wireline) for sensor and actuators.
 - The encapsulation enforces dependability and security inside each domain network.
- Interoperability in SCOTT: Re-use of building-blocks, Co-operability in wireless context, and Co-existence with other wireless standards. (Mapping to the IEC concept of interoperability)
- Model driven design helps us introduce interoperability together with non-functional requirements such as security, privacy and trustiness in the Bubble
 - Ontologies at the three different modeling levels of the INTEROP architecture match the Bubble infrastructure and the SCOTT framework for security, privacy and trustiness

INTEROP perspective of Bubbles





2017-05-22/23 SCOTT Page 3

What do you get by following the Bubble specs?





- Guidelines to achieve dependability, security, safety, privacy and trustworthiness inside the bubble
- Specific measures for interaction between Wireless and wireline infrastructure with real time constraints
- Cross-domain interoperability
- International IoT standards compatibility
- Trustworthiness multi-metrics evaluation (extension of ARMOUR and SCOTT metrics)
- Privacy and trustworthiness by design approach
- Collected experience of real industrial use cases
- Per layer, per interface and per entity trustworthiness metrics analysis
 - Extension or ARMOUR and ETSI metrics (CWSS, CVSS)
- Integrated trust methodology to include end user and stakeholder perspective

Alignment of use cases



- Example of alignment of an industrial use case (aeronautics)
- Dense sensor flow control
- Entity, functionality, entity vs. functionality






Reference model for conceptual integration (model driven)



- Model driven architectures for interoperability allow us to introduce security solutions in the interaction between entities or layers inside the same entity
- The **INTEROP project** proposed the model driven interoperability view with a three layer ontology approach to catch the different stages of model development.
- CIM (Computational Independent Model)
- PIM (Platform Independent Model)
- PSM (Platform Specific Model)



2015-10-06 DEWI Page 37

Information model




Transactions

 The information model describes how the information between entities or layers is exchanged, described, organized, transported, etc.

Composition/choreography


- Format/ encoding
- Transport. How to send the information to the destinations
- Messaging. How information will be understood by the receiver
- Description. How resources are described
- Advertisement. How resources are advertised
- Composition. Business layer
- Transactions




Communication model



 The description of communication protocols between the entities and functionalities of the architecture





2020-MM-DD InSecTT Page 39


Profile


database

Example Vehicle platoon



- In a vehicle platoon, different elements can be assigned to different responsibilities according to the Bubble model:
 - Option 1: BS as Edge BGW
 - Option 2: Leader as EBGW






Two types of links are recognized: V2V and V2I

Page 40

Example vehicle platoon



- The different functionalities can be arranged according to the functionality layered model.
- Interfaces between different functionalities or grousps of functionalities can be analyzed in a preliminary fashion
- The different functionalities can be arranged according to the functionality layered model.
- Interfaces between different functionalities or grousps of functionalities can be analyzed in a preliminary fashion




Example vehicle platoon



- Hybrid view
- Entity vs functionality.

2020-MM-DD


 Detailed map of functionalities and interfaces



EBGW

Level 0 interface technologies

- Multiple L0 technologies exist in the market with different properties.
- Data rate versus coverage distance is one of the main evaluation criteria
- Other criteria include scalability, latency, power consumption, etc.
- Complex decision making might be necessary to select the bets interface
- These L0 technologies are usually associated to other functionalities and standards of the architecture
- Tendency to cover higher speeds over wider ranges



857

PHY-layer requirements per industrial domain



- Each domain has PHY-layer properties that must be matched to the L0 technology to be used.
- The environment determines several of the parameters to select the most appropriate transmission technology.
- Industrial domains present different physical features that determine propagation issues such as multipath, path-loss, time variations

Feature/domai i	Aeronautical		Automotive	Automotive		Rail		
	Inside	Outside	Inside	Outside	Inside	Outside	Inside	Outsid e
Multipath (frequency selective)	Dense	Not dense	Dense	Dense/reg ular	Dense	Not dense	Dense	Dense/ regular
Fast fading	No	Maybe	No	Maybe	No	Maybe	No	No
Path loss Exponent	Low	High	Low	High	Low	High	High	Low
Interference sensitivity	High	High	High	High	High	High	Mediu m	High
Interference to other systems	High	Low	High	Medium	High	Low	High	High
MIMO feasibility	Yes	Yes	Maybe	Yes	Yes	Maybe	Yes	Yes

2015-03-12 DEWI Page 44

MAC – layer requirements



- Each domain has MAC-layer properties that must be matched to the L0 technology to be used.
- The environment determines several of the parameters to select the most appropriate transmission technology.

Feature/domain	Aeronautical		Auton	Automotive		ail	Building	
	Inside	Outside	Inside	Outside	Inside	Outside	Inside	Outside
Expected Data rate (depends on application) medium term	Expected medium- high	Expected Low- medium	Expected medium- high	Expected medium- high	Medium	Medium	High	Mediu m
Contention based/centralize d	Both	Contentio n	Centralize d	Contentio n	Centralize d	Contentio n adhoc	Both	Both
Density of nodes	Medium to high	Low to medium (high for SHM)	High	Medium	Medium	Medium	High	Mediu m
Resources needed	High	High	Medium	High	High	Medium	High	Low

2015-03-12 DEWI Page 45

PHY-layer features



 Each technology can be selected to match the particular needs of each use case

Feature/technology	802.15.4		3	802	2.11	ECMA st	tandards	802.15.3	Blue	Bluetooth	
	ZigBee	ISA	15.4c	11.a,b,g	11n,	368	387	15.3	15.1	BLE	
Multipath immunity	Regular	Regul ar	High	Regular	Regular	High	High	High	Regular	Regula	
Fast fading immunity	Low	Regul ar	Very High	Low	Low	Very high	High	Very high			
Modulation /frequency(GHz)	DSCDMA (2.4)	MA (2.4)	UWB (3-6)	OFDM (2.4)	OFDM (5)	UWB	OFDM (60)	UWB (60)	FHSS (2.4)	FHSS (2.4)	
Range	10-100m	10- 100	10-100	10-100m	10-100m	10 m	5-10 m	1-10m	10-50m	10-20	
Jamming Interference sensitivity	Low	Low	Very low	High	High	Low	Low	Low	High	High	
Interference to other systems	Low	Low	Very low	High	High	Low	Low	High	High	High	
Availability	Very good	Good	Likely	Very good	Very good	Good	?	Likely	Very good	Very	
Other Signal characteristics	NLOS	NLOS	NLOS	NLOS	Indoor Low resources	Indoor high resource	LOS	LOS	NLOS	LOS	
Cost	Medium	High	Very high	Low	High	High	High	High	Low	Low	
Traffic density (Mbps/S/m2)	?	?	?	?	1.4	2.4	?	16	7	?	

2020-MM-DD

MAC-layer features (COTS technologies)



 Each technology can be selected to match the particular needs of each use case

Feature/ technology	802.15.4		802.11		ECMA standards		802.15.3	Bluetooth		
	ZigBee	ISA	15.4c	11.a,b,g	11n	368	387	15.3	15.1	BLE
Access	CSMA	CSM A	CSMA	CSMA	CSMA	FD/TDM A	FD/TDMA	CSMA	Master /slave	Master /slave
Discovery	Beacon	Beac on	Beacon	Beacon	Beacon	?	?	Beacon	On deman d	On deman d
Scalability	10- 10000	10- 1000 0	10- 10000	10-100	10-100	?	?	?	10- 10000	10- 10000
Frame length	15ms	15m s	15ms	variable	10-100m	10 m	?	?	??	?
Multi-hop	Yes	Yes	Yes	Weak	Weak	?	?	Yes	No	No
Self configurability	Yes	Yes	No	Weak	Weak	?	?	?	Yes	Yes


2020-MM-DD

11100011

Wireless standards mapping




Page 48



862

Existing infrastructure (buses)






Wireline standards

2017-04-25/26



Page 50




864

Higher layer standards

2017-04-25/26




Page 51



865


Device layer standards






Network and service layer standards






IoT and cloud standards





Security and safety standards






Security standards




- Security standards can be grouped as shown in the figure
- Each standard can be abstracted into different types of metrics to create security classes




2017-05-10/11 Page 56

Artificial intelligence in the reference architecture








	Data source (e.g training data)	Preprocessing	Processing	Action	Storage
AI-Channel estimation	Device layer (PHY)	Device layer (PHY)	EDGE-CAL	Device layer (PHY)	EDGE/CAL
Al-conflict resolution	Device layer (PHY/MAC)	Device layer (PHY/MAC)	Device layer EDGE GW	Device layer (PHY/MAC)	EDGE/CAL

Sub-building block for AI development




Entity model view (Model for mapping of subbuilding blocks)






BB and subBB model for mapping on the functional view






Entity vs functional view (Model for mapping of subbuilding blocks)






BB mapping UC 5.1 Wireless platooning





BB mapping UC 5.2 Wireless avionics







Security classes and trust indicators



- Virtualization layer included in final version of the RA
- Level 2 Trust protocol adaptation as an extension of security classes, multimetrics and privacy labels
 - Trust indicator for communication between bubbles






2019-10-10 SCOTT Page 64

Security classes and trust indicators



- ARMOUR multi-metrics framework
- SCOTT security classes
- Trust metrics as extension of security analysis across layers



No.	Functionality	RQs and BB	Security Tuple	Trust model metric	Layer	Entity	Functio nality mapping
001	PHY-layer encoding	RQ25 5,	[HHHHH HL]	CWSM	DL	LO	405,290
002	PHY-layer encryption	RQ34, 67,24 9,	[MHHHH HL]	Neural Network (NN)	DL	LO	32
003	Authentication	RQ33, 564	[HHMHH HL]	CWSM	SL	L0/L1/L2	356
004	Interference rejection (MIMO)	RQ33 4,654.	[HHMMH HL]	NN	DL	LO	45


- Multi criteria decision making for extension to trust
- SCOTT and ISO trustworthiness framework

2019-10-10 SCOTT Page 65

Privacy, multi-metrics, and trustworthiness labels



- Extension of existing labels
 - Risk assessment methodology
 - Models and IoT risk database
 - ETSI, ARMOUR, STRIDE methodologies
 - GDPR for privacy labels





Page 66

Certification-related aspects related to the RA



- Trustworthiness labels and online certificates
 - Extended ARMOUR, ISO and ETSI metrics
- Common weakness and common vulnerability score systems (CWSS and CVSS) applied to the reference architecture
- Per layer and per entity security threat and risk analysis
- Trustworthiness vector and trust indicator demonstrated in use cases
- Bubble to Bubble communications trust metrics adaptation
- AI-based security metrics calculation
- User-friendly security classes calculation
- Modified CWSS and CVSS studied in different use cases

Trustworthiness certification





Questions?

Ramiro Samano Robles CISTER/ISEP, Portugal rasro@isep.ipp.pt



AGENDA

- CYBERENG Project
- OVERVIEW CYBERSECURITY MANAGEMENT
- OVERALL: CYBERSECURITY MANAGEMENT
- REGULATION
- STANDARDS
- APPLICATION

What is CYBERENG?



2-year (2020-2022) Erasmus+ funded project



CYBERENG stand for "ECQA Certified Cybersecurity Engineer and Manager"



Project aims to define **needs** and **training** for cybersecurity engineer and manager.



Main outcome is to develop training courses and material for the industry and universities.




he European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the lews only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

With the support of the Erasmus+ Programme of the European Union

Why Cyber Security?

- Project will tackle the demanded skills and competences for cyber security in automotive domain since the sector is becoming more and more dependent on the software.
- Cyber security and digitalization are among the main driving factors of the automotive industry as well as the transition to the electric vehicles which will require even more software-oriented approach.




Starting Scenario

 Modern cars are controlled >90% by computers and software. Cars are connected by Wlan, Car2X, connectors and buses (e.g. OBD), etc. to the infrastructure. These interfaces can be exploited for attacks.

https://de.gaz.wiki/wiki/Jeep Cherokee (KL)

Software-Hack Jeep Cherokee (KL) leads to 1,5 million vehicles recall.



ackers Remotely Kill a Jeep on the Hith Me in It

Vulnerabilities in Modern Vehicles

- Cars have a fixed IP address for the connectivity gateway.
 - Car manufacturers (Tesla, Toyota, Honda, BMW etc) become a Local Internet Registry (LIR). This means that car makers get blocks of Internet IP address space.
 - Gateways are like small Internet servers (Linux) which can be attacked if there is no proper firewall, encryption mechanism.
 - Car computers (e.g. steering) react on commands on the bus. And commands can be faked (in cyber language spoofed).



Examples from 2020 in Automotive

January

- 4,118 vehicles were stolen in India with electronic devices that enabled the thieves to bypass the engine control module, unlock the vehicle, start the engine, and access the vehicles' computer
- ·A Mobileye 630 PRO and Tesla Model X hack fooled the ADAS and autopilot systems to trigger the brakes and steer into oncoming traffic

February

•19 vulnerabilities were found in a Mercedes-Benz E-Class car, allowing hackers to **control the vehicle remotely**, including opening its doors and starting the engine

April

•Hackers took full control of an OEM's corporate network by reverse engineering a vehicle's TCU and using the telematics connection to infiltrate the network

August

- •A hacker was able to gain control over Tesla's entire connected vehicle fleet by exploiting a vulnerability in the OEM's server-side mechanism
- •More than 300 vulnerabilities were found in over 40 ECUs developed by 10 Tier-1 companies and OEMs

Quelle: Upstream Security Global Automotive Cybersecurity Report 2021



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

With the support of the Erasmus+ Programme of the European Union

Regulation for Car Makers


- Car homologation will require from 2021 onwards a declaration of Compliance for Cybersecurity.
- The regulation requires several methods to be implemented in automotive engineering projects dealt with in the three job roles cybersecurity manager, cybersecurity engineer, cybersecurity tester.



6/22/2022


ENISA: High-Level Smart Cars Reference Model

- Asumes Ethernet and domain servers in a car.
- Reality:
 - Most cars still work with CAN FD, Flexray, and one gateway and no IP addresses per ECU.
 - Most cars still have intelligence in the actuator
- and still cybersecurity to be achieved



6/22/2022

Cybereng Goals



Partner Organizations

VSB TECHNICAL














Project Outcomes – Intellectual Outputs

- **IO1:** Study about the requirements for an ECQA Certified Cybersecurity Engineer and Manager <u>Online</u>, <u>Publication</u>
- **IO2:** Skills set for an ECQA Certified Cybersecurity Engineer and Manager Automotive Sector based on ECQA skills definition standards Online
- IO3: Training Material for the ECQA Certified Cybersecurity Engineer and Manager Automotive Sector skills set
- IO4: Online Training Campus
- lO5: Certification Framework and Exams (based on ECQA guides)



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

IO3: Training
Material for the
ECQA Certified
Cybersecurity
Engineer and
Manager –
Automotive Sector
skills set



lifecycle to supporting issues like data protection and organizational structure

CYBERENG

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

The following is a (very) shortened intro into:

- cybersecurity management
- cybersecurity engineering full set of training will be a multiday training for automovie cyberseucirty engineers or manager



he European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the lews only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

The organization institutes, governance, and a cybersecurity culture shall boost cybersecurity engineering, including:

- cybersecurity awareness management,
- competence management, and
- continuous improvement.

The organization shall demonstrate and maintain organization-specific rules and procedures to:

- enable the implementation of the requirements according to ISO 21434;
- support the implementation of the corresponding activities.

The organization is responsible for implementing management systems for cybersecurity, particularly a quality management system, and managing the technologies used in cyber-engineering.



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

- The organization shall create and maintain a quality management system following <u>international standards</u>, or <u>equivalent</u>, to support cybersecurity engineering, including:
 - change management
 - Manage changes in items and their components so that the relevant cybersecurity objectives and requirements continue to be satisfied.
 - Documentation management
 - A work product can be merged or mapped to additional documentation repositories.
 - · Configuration management
 - Requirements management
 - IATF 16949 in conjunction with:
 - ISO 9001; ISO 10007, Automotive SPICE, the ISO/IEC 33000 series of standards, ISO/IEC/IEEE 15288, and ISO/IEC 12207


The organization is responsible for implementing management systems for cybersecurity, particularly a quality management system, and managing the technologies used in cyber-engineering.



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein




The overall cybersecurity risk management of an organization is implemented in accordance with both this clause and ISO 31000 and applies throughout all phases.





The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.


The overall cybersecurity risk management of an organization is implemented in accordance with both this clause and ISO 31000 and applies throughout all phases.



CYBERENG


The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.


The overall cybersecurity risk management of an organization is implemented in accordance with both this clause and ISO 31000 and applies throughout all phases.




CYBERENG

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.





OVERALL: CYBERSECURITY MANAGEMENT





The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

CYBERSECURITY GOVERNANCE

The organization shall specify a cybersecurity policy that contains

acknowledgement of road vehicle cybersecurity risks; and

the executive management's commitment to manage the relevant risks.

The organization shall establish and maintain organization-specific rules and processes to:

enable the implementation of the requirements according to ISO 21434; and

Support the implementation of the related activities.

The organization shall assign and communicate the responsibilities to achieve and maintain cybersecurity; and assign the corresponding authority.

The organization shall provide the resources to address cybersecurity

The organization shall identify disciplines related to, or interacting with, cybersecurity and establish and maintain communication channels between those disciplines in order to: determine if and how cybersecurity will be integrated into existing processes; and coordinate the exchange of relevant information.

The organization shall define the risk values (1 to 5) in a risk matrix



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.



CYBERSECURITY CULTURE

- The organization shall foster and maintain a cybersecurity culture
 - According to ISO 21434, the following present some examples according to the poor and strong cybersecurity

Poor

Processes are ad hoc or implicit.

No systematized continuous improvement processes, learning cycles or other forms of lessons learned

Defined, traceable, and controlled process are followed

Continuous improvement is integral to all processes.

• The organization shall ensure the persons within the organization that are involved in cybersecurity have the awareness to fulfill their responsibilities.

The organization shall institute and maintain a continuous improvement process, such as:



Learning from previous cybersecurity experiences, including experiences gathered by field monitoring and observation of internal and external information;



Learning from information obtained regarding products of a similar application in the field;



Deriving improvements to be applied during subsequent cybersecurity activities:



Communicating lessons learned to the appropriate persons; and



Checking the adequacy of its rules and processes

CYBERENG

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

CYBERSECURITY CULTURE



Cybersecurity risk management shall be following ISO 31000.



The organization may align its cybersecurity risk management and its corporate risk management.



EXAMPLE: During the development phase, an assumption is made that a specific cryptographic algorithm is secure, but in the field, it is discovered via cybersecurity monitoring that the algorithm is no longer secure. Vulnerability management and incident response are used to manage this issue.



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

ORGANIZATIONAL CYBERSECURITY AUDIT

A cybersecurity audit shall be performed to independently judge whether the organizational processes achieve the objectives according to ISO 21434.

According to a quality management system standard, such a cybersecurity audit can be included in or combined with an audit.

Independence can be based on, for example, IATF 16949 in conjunction with ISO 9001 or ISO 26262.

The person that performs the audit can be internal or external to the organization.

More details in Cybersecurity auditing will be addressed in U2.E2.



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

INFORMATION SHARING

The organization shall define the circumstances under which sharing is required, permitted, and prohibited within and outside the organization.

A list of the types of cybersecurity information that can be shared

An approval process for sharing;

Requirements for redacting and sanitizing information;

Rules for source attribution; and

Consultation and types of communications permitted.



he European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the iews only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

MANAGEMENT SYSTEMS

Change Management;

 The scope of change management in cybersecurity is to manage changes in items and their components so that the applicable cybersecurity goals and requirements continue to be fulfilled.

Documentation Management

• A work product can be combined or mapped to different documentation repositories.

Configuration Management; and

Requirements Management



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

TOOL MANAGEMENT

Tools that can impact the cybersecurity of an item, system, or component shall be managed.

EXAMPLE 1: Tools used for concept or product development, such as model-based development, static checkers, verification tools.

EXAMPLE 2: Tools used during production, such as a flash writer end of line tester.

EXAMPLE 3: Tools used for maintenance, such as an on-board diagnostic tool or reprogramming tool.



An appropriate environment to support remediation actions for the cybersecurity incident response

EXAMPLE 4: A testing environment for reproducing the vulnerability.

EXAMPLE 5: Forensic methods



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

INFORMATION SECURITY MANAGEMENT





The relevant information security properties of the work products required by the cybersecurity plan should be managed by an information security management system.

EXAMPLE: Work products can be stored on a file server that protects them from unauthorized alteration or deletion.



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

CYBERSECURITY REGULATION Charlie Ciso



 $Image\ credit:\ tag-cyber\ (\underline{https://www.tag-cyber.com/media/charlie-ciso})$




The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.



UNECE WORLD FORUM FOR HARMONIZATION OF VEHICLE REGULATIONS

- UNECE WP29 defines requirements for type approval
- Members are:
 - Type approval authorities
 - Certification bodies
 - OEM and Tier 1
- Delivered two draft regulations on:
 - Cyber security
 - Software updates





The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

UNECE WP 29 DRAFT REGULATION ON CYBER SECURITY

- Vehicle manufacturer, suppliers and service providers need a Cyber Security Management System (CSMS)
- CSMS covers distributed development, production, and post-production
 - Management of cyber security in the organization
 - Management of risks to the vehicle
 - Verification of risk management
 - Management of new cyber threats and vulnerabilities



Cyber Security Management System

Post-Production Phase

Vehicle Type Approval

s only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained there



UNECE WP 29 DRAFT REGULATION ON CYBER SECURITY

- Compliance with the regulation is maintained through the vehicle lifecycle
 - Monitoring of changes in the threat landscape and vulnerabilities.
 - Implemented security measures need to be monitored for effectiveness.
 - · Changing circumstances should not impact safety and availability.



Image credit: tag-cyber (https://www.tag-cyber.com/media/charlie-ciso)

Cyber Security Management System

Post-Production Phase

Vehicle Type Approval

CYBERENG

only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein



UNECE WP 29 DRAFT REGULATION ON CYBER SECURITY

- Vehicle type approval requires certified CSMS for vehicle manufacturer, suppliers and service providers
 - CMSC certificate is valid for three years
- Verified evidence for cyber security of the vehicle type from the full supply chain
 - · How known vulnerabilities and threats are considered in the risk assessment
 - Risk assessment considers the whole vehicle and interactions
 - Elements are designed in a way and protected by security measures so that the risk is reduced to an
 acceptable level
 - Tracing from identified risk to implemented mitigation to testing
 - Dedicated and protected environment for storage or execution of aftermarket software, services, applications, or data



Cyber Security Management System

Post-Production Phase

Vehicle Type Approval

only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therei



TIMELINE - AUTOMOTIVE

7.3. Requirements for vehicle types

7.3.1.

The manufacturer shall have a valid Certificate of Compliance for the Cyber Security Management System relevant to the vehicle type being approved.

However, for type approvals prior to 1 July 2024, if the vehicle manufacturer can demonstrate that the vehicle type could not be developed in compliance with the CSMS, then the vehicle manufacturer shall demonstrate that cyber security was adequately considered during the development phase of the vehicle type concerned.

Image credit: UNECE (https://www.unece.org/fileadmin/DAM/trans/doc/2020/wp29grva/GRVA-06-19r1e.pdf)



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

CYBERSECURITY STANDARDS

HOW STANDARDS PROLIFERATE: (SEE: A/C CHARGERS, CHARACTER ENCODINGS, INSTANT MESSAGING, ETC.)

SITUATION: THERE ARE 14 COMPETING STANDARDS.





Image credit: XCKD (https://xkcd.com/927/)

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein





AUTOMOTIVE

Cybersecurity Standards



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

ISO/SAE DIS 21434 ROAD VEHICLES — CYBERSECURITY ENGINEERING

- Requirements for cybersecurity
- · Focus on risk management
- · Considering engineering, production, operation, maintenance, and decommissioning
- For series production road vehicle electrical and electronic (E/E) systems, their components and interfaces
- Don't prescribe specific technology or solutions related to cybersecurity



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

ISO/SAE CD 21434 ROAD VEHICLES — CYBERSECURITY ENGINEERING




Organizational CS Management



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering



Organizational CS Management



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- **General considerations**
- 5. **Overall Cybersecurity Management**
- 6. Project dependent cybersecurity management
- 7. Risk assessment methods
- 8. Concept phase
- 9. Product development
- 10. Production
- 11. Operations
- 12. Maintenance
- 13. Decommissioning
- 14. Supporting processes

- a) Overview
- b) How to read this standard
- c) Safety & Security

Annexes

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein



CYBERENG

ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- 4. General considerations
- 5. Overall Cybersecurity Management
- 6. Project dependent cybersecurity management
- 7. Risk assessment methods
- 8. Concept phase
- 9. Product development
- 10. Production
- 11. Operations
- 12. Maintenance
- 13. Decommissioning
- 14. Supporting processes

- a) cybersecurity (risk) management within the organization
- b) cybersecurity governance and cybersecurity culture in the organization
- c) information sharing and vulnerability disclosure

CYBERENG

Annexes

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein



ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- 4. General considerations
- 5. Overall Cybersecurity Management
- 6. Project dependent cybersecurity management.
- 7. Risk assessment methods
- 8. Concept phase
- 9. Product development
- 10. Production
- 11. Operations
- 12. Maintenance
- 13. Decommissioning
- 14. Supporting processes

- a) responsibilities regarding cybersecurity
- b) plan of cybersecurity activities
- c) Management of identified cybersecurity vulnerabilities
- d) cybersecurity case
- e) cybersecurity assessment

CYBERENG

Annexes

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- 4. General considerations
- 5. Overall Cybersecurity Management
- 6. Project dependent cybersecurity management
- 7. Risk assessment methods.
- 8. Concept phase
- 9. Product development
- 10. Production
- 11. Operations
- 12. Maintenance
- 13. Decommissioning
- 14. Supporting processes

- a) Identify assets, cybersecurity properties and damage
- b) identify threat scenarios
- c) rate the impact of damage scenarios
- d) identify and analyze cybersecurity vulnerabilities
- e) identify attack paths
- f) Assessment of attack likelihood
- g) determine risk level
- h) select risk treatment

CYBERENG

Annexes

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

Erasmus+ Programme of the European Union

ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- 4. General considerations
- 5. Overall Cybersecurity Management
- 6. Project dependent cybersecurity management
- 7. Risk assessment methods
- 8. Concept phase
- 9. Product development
- 10. Production
- 11. Operations
- 12. Maintenance
- 13. Decommissioning
- 14. Supporting processes

- a) Cybersecurity relevance
- b) Item description
- c) Threat scenarios for the item
- d) Risk level
- e) Risk treatment
- f) Cybersecurity goals
- g) Cybersecurity requirements
- h) Rationale for cybersecurity requirements
- i) Allocate cybersecurity requirements
- j) Verify cybersecurity concept



Annexes

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

Erasmus+ Programme of the European Union



ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- **General considerations**
- 5. **Overall Cybersecurity Management**
- Project dependent cybersecurity management 6.
- 7. **Risk assessment methods**
- 8. **Concept phase**
- 9. Product development
- Production
- 11. Operations
- Maintenance 12.
- 13. Decommissioning
- Supporting processes

- a) Cybersecurity architectural design
- b) Compliance of architectural design with cybersecurity requirements and concept
- c) Appropriate cybersecurity controls
- d) Vulnerabilities in the design
- e) Evidence for cybersecurity
- f) Cybersecurity goals and cybersecurity claims
- g) Item satisfies the cybersecurity goals
- h) Residual risk
- i) Release for post-development



Annexes

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein



ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- 4. General considerations
- 5. Overall Cybersecurity Management
- 6. Project dependent cybersecurity management
- 7. Risk assessment methods
- 8. Concept phase
- 9. Product development
- 10. Production
- 11. Operations
- 12. Maintenance
- 13. Decommissioning
- 14. Supporting processes

 a) Cybersecurity requirements from concept and product development phases implemented in the product

b) Cybersecurity processes to prevent the introduction of cybersecurity vulnerabilities in production phase.

CYBERENG

Annexes

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- 4. General considerations
- 5. Overall Cybersecurity Management
- 6. Project dependent cybersecurity management
- 7. Risk assessment methods
- 8. Concept phase
- 9. Product development
- 10. Production
- 11. Operations-
- 12. Maintenance
- 13. Decommissioning
- 14. Supporting processes

- a) Collection of cybersecurity information
- b) Triage of cybersecurity information
- c) Processes for assessing cybersecurity events
- d) Processes for cybersecurity events that are elevated to a cybersecurity incident.

CYBERENG

Annexes

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- 4. General considerations
- 5. Overall Cybersecurity Management
- 6. Project dependent cybersecurity management
- 7. Risk assessment methods
- 8. Concept phase
- 9. Product development
- 10. Production
- 11. Operations
- 12. Maintenance
- 13. Decommissioning
- 14. Supporting processes

- a) Cybersecurity requirements and responsibilities relating to service and repair
- b) Provision of information on service and repair to preserve the cybersecurity of the product
- c) Cybersecurity during and after updates

CYBERENG

Annexes

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

Erasmus+ Programme of the European Union

ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- 4. General considerations
- 5. Overall Cybersecurity Management
- 6. Project dependent cybersecurity management
- 7. Risk assessment methods
- 8. Concept phase
- 9. Product development
- 10. Production
- 11. Operations
- 12. Maintenance
- 13. Decommissioning
- 14. Supporting processes

CYBERENG Annexes

a) Ensure that products are decommissioned in a secure manner

b) Methods to communicate end of support

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

Erasmus+ Programme of the European Union

ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- 4. General considerations
- 5. Overall Cybersecurity Management
- 6. Project dependent cybersecurity management
- 7. Risk assessment methods
- 8. Concept phase
- 9. Product development
- 10. Production
- 11. Operations
- 12. Maintenance
- 13. Decommissioning
- 14. Supporting processes

- a) Quality and information security management to support cybersecurity
- b) Interactions, dependencies and responsibilities between customers and suppliers for cybersecurity
- c) Tools used during the lifecycle do not adversely affect cybersecurity.

CYBERENG

Annexes

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

Erasmus+ Programme of the European Union

ISO/SAE CD 21434 Road Vehicles — Cybersecurity engineering

- 4. General considerations
- 5. Overall Cybersecurity Management
- 6. Project dependent cybersecurity management
- 7. Risk assessment methods
- 8. Concept phase
- 9. Product development
- 10. Production
- 11. Operations
- 12. Maintenance
- 13. Decommissioning
- 14. Supporting processes

- a) Summary of activities
- b) Examples of cybersecurity culture
- c) Examples for tailoring and distributed activities
- d) Interface agreement example
- e) Example for cybersecurity relevance
- f) Verification & Validation methods
- g) Cybersecurity assurance level
- h) Impact ratings
- i) Attack Feasibility rating

CYBERENG

Annexes

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

Erasmus+ Programme of the European Union

ONGOING DEVELOPMENTS


Automotive

- ISO/AWI 24089 Road vehicles Software update engineering
 - · Upcoming standard for automotive software updates
- ISO/WD PAS 5112 Road vehicles Guidelines for auditing cybersecurity engineering
 - · New development, describing how to audit a cybersecurity process



he European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the lews only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

Timeline



| a: New European whole vehicle types | b: first registration of vehicles, entry to EU market |



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

ISO/SAE 21434

Risk Management Scenario with ThreatGet



rice catopean contains support of the production of this publication does not constitute an endorsement of the contents, which reflect the rice of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

SCENARIO

- Abbreviated
- Contains the step till security goals



The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

SCENARIO

- Electronic Steering Column Lock with "keyless go"
 - The system should deactivate and activate the car lock based on proximity of key and operation of door handle
 - The system should allow start of the engine when the key is inside the car
 - The system is integrated with other systems
 - Key stores the latest 50 car accesses




The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

- Includes
 - · Item boundary
 - Function
 - Preliminary Architecture





The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.







The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.







WHAT DO WE PROTECT



Utilization of SAHARA: Apply STRIDE to data and functions in order to identify assets, their cybersecurity properties and impact of damage scenarios

- Stores Position
 - (I) Disclosure of position information would impact driver => Confidentiality
- Open Car
 - (S) Spoofed signal could allow attacker to open car => Integrity
- Access to CAN Bus
 - (T) Tampering of data transmitted over CAN could impact vehicle operation => Integrity


For more information about SAHARA: https://www.researchgate.net/profile/Georg_Macher/publication/291349648_SAHARA_A_security- $\underline{aware\ hazard\ and\ risk\ analysis\ method/links/5deb8535299bf10bc346a9f8/SAHARA-A-security-aware-hazard-and-risk-analysis-method.pdf}$



For more information about STRIDE: https://en.wikipedia.org/wiki/STRIDE (security)

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

WHAT COULD ATTACK US



Utilization of Threat Modeling

- · System Model with known security properties
- Threat Model
 - Combination => all potential Threats to the System

Automotive Threat Modeling:

https://www.researchgate.net/profile/Christoph Schmittner/publication/312189316 Threat Modeling for Automotive Security Analysis/links/58dbb49f92851c61 1d024a66/Threat-Modeling-for-Automotive-Security-Analysis.pdf

 $\label{thm:constraints} \hline \textbf{ThreatGet: Threat modeling based approach for automated and connected vehicle systems (\underline{\textbf{https://ieeexplore.ieee.org/abstract/document/9094555})} \\ \hline \textbf{ThreatGet: Threat modeling based approach for automated and connected vehicle systems (\underline{\textbf{https://ieeexplore.ieee.org/abstract/document/9094555})} \\ \hline \textbf{ThreatGet: Threat modeling based approach for automated and connected vehicle systems (\underline{\textbf{https://ieeexplore.ieee.org/abstract/document/9094555})} \\ \hline \textbf{ThreatGet: Threat modeling based approach for automated and connected vehicle systems (\underline{\textbf{https://ieeexplore.ieee.org/abstract/document/9094555})} \\ \hline \textbf{ThreatGet: Threat modeling based approach for automated and connected vehicle systems (\underline{\textbf{https://ieeexplore.ieee.org/abstract/document/9094555})} \\ \hline \textbf{ThreatGet: ThreatGet: ThreatGet$

CYBERENG

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

WHAT COULD ATTACK US

- System Model for Threat Analysis requires more details
 - Assets are added as properties
 - Adding Privacy Asset to Key Fob

The state of the s

Automotive Threat Modeling:

CYBERENG

Automotive-Security-Analysis.pdf

https://www.researchgate.net/profile/Christoph Schmittner/publication/312189316 Threat Modeling for Automotive Security Analysis/links/58dbb49f92851c611d024a66/Threat-Modeling-for-


ThreatGet: Threat modeling based approach for automated and connected vehicle systems

(https://ieeexplore.ieee.org/abstract/document/9094555)

ThreatGet: https://www.threatget.com/

The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein

Erasmus+ Programme of the European Union



NEXT STEPS

Summary for concept phase

- Rank Safety, Financial, Operational, Privacy Impact to Road User in four levels
- · Rank Feasibility of Attack scenarios in four levels
- Combine Impact and Feasibility to rank risk in five levels
- · Decide on Security goals
 - Can be stated in Cybersecurity properties and Asset (and documents as Notes in ThreatGet)
 - Protect confidentiality of location data on key fob against attacks trough configuration interface




Image credit: tag-cyber (https://www.tag-cyber.com/media/charlie-ciso)

- Break down cybersecurity goals to (technical) requirements and assign
 - · Think about longevity



views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein



SUMMARY




The European Commission's support for the production of this publication does not constitute an endorsement of the contents, which reflect the views only of the authors, and the Commission cannot be held responsible for any use which may be made of the information contained therein.

SUMMARY

- · Security is still a novel topic for many domains
- · Standards are existing, but practical experience, methods and processes are missing
- Topic is important due to upcoming regulations
- => Cybereng will provide cybersecurity expertise for the Automotive domain



be made of the information contained therein.



Secure and Reliable Smart Cyber Physical Systems

Dr. Samir Ouchani Lineact CESI, Aix-en-Provence The 3rd Summer School on Cyber Physical Systems and Internet of Things (SS-CPS&IoT 2022)

Budva, Montenegro, June 7-10, 2022





Outline

Research Statement

Secure and Reliable SCPS Framework


- SCPS Formalism
- Smart Attacks
- Security Reinforecement
- Security Assessment
- Applications


Research Directions


- Collaborations
- Research Interests
- Research Projects


(CESI Lineact)


SS-CPS&IoT 2022 2 / 49
















Research Statement

A fully Automatic Framework for Functional and Security Analysis of Smart CPS is vital!!!

(CESI Lineact) Secure&Reliable SCPS SS-CPS&IoT 2022 4 / 49





Secure and Reliable SCPS Framework Methodology

A modeling formalism to cover the system environment and its entities

Secure&Reliable SCPS SS-CPS&IoT 2022 7 / 49

Formal Model

A system S is the tuple $\langle Obj, Srv, Act, Env, Prot \rangle$:

- The connected objects (Obj),
- The environment (*Env*),
- The client-server applications and services (Srv),
- The social actors (Act), and
- The communication protocols (Prot) that ensure the interaction and the communication between the different types of IoT entities

SS-CPS&IoT 2022 8 / 49

Secure and Reliable SCPS Framework

Formal Mode

Objects

An object can be physical as digital with specific abilities : container, lockable, movable or/and destroyable.

Object

An object *Obj* is a tuple $\langle O, attr_O, Actuator_O, \Sigma_O, Beh_O \rangle$, where :

- O is a finite set of tags identifying the objects,
- $attr_O: O \rightarrow 2^{\mathbb{T}}$ returns the attributes of an object,
- $Actuator_O: O \to L \times 2^O \times O \times \mathbb{B}$ returns the status of an object $\langle loc_O, cont_O, key_O, locked_O \rangle$,
- Σ_O is a finite set of atomic actions, where : $\Sigma_O = \{ \mathtt{Start}_O, \mathtt{Terminate}_O, \mathtt{Send}_O(o,o'), \mathtt{Receive}_O(o,o'), \mathtt{Update}_O(o,o'), \mathtt{Loc}_O,o' \in O \text{ and } l,l' \in L \}$
- $Beh_O : O \to \mathscr{L}_O$ returns the behaviour of an object given by : $B_O := \operatorname{Start}_O \cdot B_O \cdot \operatorname{Terminate}_O \mid \alpha_O \cdot B \mid \alpha_O +_{g_o} \alpha_O' \mid \alpha_O.$

(CESI Lineact

Secure&Reliable SCP

SS-CPS&IoT 2022

9 / 49

Services

A service Srv ensures a client-server based architecture : client applications, computation servers and web services.

Service

Srv is $\langle V, O_V, srv_V, \Sigma_V, Beh_V \rangle$, where :

- V is a finite set of computing and storage services v, v', etc.
- O_V is a finite set of physical objects hosting services from V.
- $srv_V: O_V \rightarrow 2^V$ assigns for a given object a set of services.
- Σ_V is a finite set of actions supported by a service V, where : $\Sigma_V = \{ \text{Start}_V, \text{Terminate}_V, \text{Send}_V(o, o'), \text{Receive}_V(o, o'), \}$ $\mathsf{Update}_V(o,o'), \mathsf{Lock}_V(o,o'), \mathsf{Unlock}_V(o,o') : o,o' \in O\},$
- $Beh_V: O_V \to \mathscr{L}_V$ returns the behaviour of an object hosting a service : $B_V ::= \operatorname{Start}_V \cdot B_V \mid \alpha_V +_{g_V} \alpha_V' \mid \alpha_V.$

SS-CPS&IoT 2022 10 / 49

Actors

Actors can be human being or smart robot agents.

Act is $\langle A, categ_A, \Sigma_A, Bev_A \rangle$ where :

- A is a finite set of actors.
- $categ_A:A\to\mathbb{C}$ returns the category of an actor.
- $Actuator_A:A o L imes 2^O$ returns the location $(loc_A\in L)$ and the possessed objects $(poss_A \subseteq 2^O)$ by an actor.
- The finite set of the actors actions Σ_A encloses all actions that can be executed by an agent.
 - $\Sigma_A = \{ \text{Start}_A, \text{Moving}_A(l, l'), \text{Lock}_A(o, o'), \text{Unlock}_A(o, o'), \text{Send}_A(o, x), \}$ $\mathtt{Receive}_A(o,x), \mathtt{Update}_A(o,o'), \mathtt{Terminate}_A : l,l' \in L \text{ and } o,o' \in C$ O and $a \in A$ and $x \in L \cup O \cup A$
- $Bev_A: A \to \mathscr{L}_A$ expresses the behaviour of an actor by $B ::= Stop \mid \alpha_A.B \mid B+B \mid B+_g B \mid B+_p B.$

Environment

Env can be any human body or other natural species, or even a physical space that hosts objects.

Environment

Env is a tuple $\langle E, L, O_E, Actuator_E \rangle$, where :

- E is a finite set of environments denoted by e, e', etc.
- L is a finite set of locations (l, l', etc.).
- O_E is a finite set of physical objects of type container.
- $Actuator_E \colon O_E \times O_E \to 2^O$ returns the set of objects linking containers by physical objects (e.g. doors connecting two rooms).


Interaction Protocol

Prot orchestrates the communication between entities.

- Prot is a tuple $\langle Prot_{h,o}, Prot_{o,o}, Prot_{o,s} \rangle$ where $Prot_{h,o}$ ensures the communications between social actors and the objects, Proto.o between objects, Proto,s between objects and services on servers
- A state $S = \langle S_O, S_V, S_A, S_E \rangle$ is an instance of $\langle Obj, Srv, Act, Env \rangle$ composed from states of objects, services, actors, and the environment
- ullet The transitions between states are denoted by $S \overset{\ell,c,p}{\hookrightarrow} S'$, ℓ names the action to be executed with a cost c and a probability p

Interaction Protocol

Example of a state




- A state is represented as a labelled multi-graph
- One initial vertex represents the name of the system
- Nodes are location, actors and objects
- Edges show the relation between the entities

(CESI Lineact)

SS-CPS&IoT 2022 14 / 49

Interaction Protocol

• This execution rule shows moving a_2 from l_2 to l_4 (MOV-L-L) : $\begin{array}{c} \textit{moving}_{a_2}(d_{24}, l_2, l_4), c, p \\ \hookrightarrow \end{array}$



SS-CPS&IoT 2022 15 / 49

Interaction Protocol

SYN-O-O two physical objects o and o' exchange a digital object o''

$$\begin{split} Beh_O(o) &= \mathtt{Send}_O(o', \llbracket o'' \rrbracket).Beh_O'(o) \wedge o'' \in cont_O(o) \wedge \llbracket o'' \rrbracket \neq \varepsilon_o \\ Beh_O(o') &= \mathtt{Receive}_O(o''', \llbracket o'' \rrbracket).Beh_O'(o') \wedge o''' \in cont_O(o) \wedge p \not\in attr_O(o'') \\ \hline \langle \langle o, -, < -, \{o'', \llbracket o'' \rrbracket \} >, - \rangle, \langle o', -, < -, \{o''', \llbracket o''' \rrbracket \} >, - \rangle \rangle &\overset{\mathtt{Send}_O(o,o', \llbracket o'' \rrbracket), c, p}{\hookrightarrow} \\ \langle \langle o, Beh_O'(o), < -, \{o'', \llbracket o'' \rrbracket \} >, - \rangle, \langle o', Beh_O'(o'), < -, \{o''', \llbracket o''' \rrbracket \} >, - \rangle \rangle \end{split}$$

Interaction Protocol

REC-A-O an actor a takes an object o' from an object o.

$$Bev_A(a) = \texttt{Receive}_A(o,o').Bev_A'(a) \land loc_A(a) = loc_O(o)$$

$$\neg locked_O(o) \land o' \in cont_O(o) \land p \in attr_O(o')$$

$$\langle \langle a, -, < -, - >, - \rangle, \langle o, -, < -, \{o'\} >, - \rangle \rangle \overset{\texttt{Receive}_A(a,o,o'),c,p}{\hookrightarrow}$$


$$\langle \langle a, Bev_A'(a), < -, \{o'\} >, - \rangle, \langle o, Beh_O'(o), < -, - >, - \rangle \rangle$$

Interaction Protocol

LOC-O-O encrypts an object o' by an object o using o''.

$$\frac{Beh_O(o) = \operatorname{Lock}_O(o', o'').Beh'_O(o) \wedge \{o', o''\} \subset cont_O(o) \wedge \llbracket o', o'' \rrbracket \neq \varepsilon_o}{\langle \langle o, -, < -, \{o', o''\} >, - \rangle, \langle o', -, < -, - >, \neg locked_O(o') \rangle \rangle} \overset{lock_O(o, o', o''), c, p}{\hookrightarrow} \langle \langle o, Beh'_O(o), < -, \{o', o''\} >, - \rangle, \langle o', -, < -, - >, locked_O(o') \rangle \rangle}$$





Secure and Reliable SCPS Framework

ICPS Attacker

Data ω of the attacker is a tuple $\langle K, P, S \rangle$, where K represents its knowledge, P is the personality of the attacker, and S is the set of skills. **Knowledge** $\mathcal{K} = \langle \mathcal{M}, \mathcal{S}ec, \mathcal{A}lg \rangle$ contains the system model (\mathcal{M}) , a secure information ($\mathscr{S}ec$), and algorithms of control or security techniques $(\mathscr{A}lg)$

The **personalty** is a vector $\mathscr{P}er$, where each element is an emotion e in

the state
$$i$$
. $\mathscr{P}er = \begin{vmatrix} e_1 \\ e_2 \\ \vdots \\ e_n \end{vmatrix}$ where $\forall i \in [1,n], \ e_i = \begin{vmatrix} 1 & positive \\ 0 & absence \\ -1 & negative \end{vmatrix}$

An attacker goal $\mathscr{G} = \{g_1, g_2, \dots, g_n\}$ is a Tree representing a pre-ordered set of actions or small attacks where each action has a goal

SS-CPS&IoT 2022 18 / 49

Secure and Reliable SCPS Framework Smart Attacks

ICPS Attacker

The Analyzer selects actions to earn more rewards by taking $\mathcal{M}_{mdp} = (\mathcal{S}, \mathcal{A}, s_0, \mathcal{R}, \mathcal{P}, \gamma)$ as input and producing the set of actions π , where:

- \blacktriangleright $\mathscr S$ is a set of finite states s_2, s_2, etc , $\mathscr A$ is a set of finite actions a_1, a_2, etc , and s_0 is the initial state.
- $ightharpoonup \mathscr{R}(s)$ is a reward function that returns the utility for each state s by using the Weight Sum Method $\mathcal{R}(s) = \sum_{j=1}^m w_j c_{ij}, \ i=1,2,...,n$ where cis a set of criterion to select an action and w denotes the relative weight of importance of c.
- \blacktriangleright $\mathscr{P}(s,a,s')$ depends on the value of $\mathscr{R}(s')$ and the sum of all the $\mathscr{R}(s')$ for the successors of the state s. $\mathscr{P}(s,a,s') = \frac{\mathscr{R}(s')}{\sum\limits_{\forall s' \in succ(s)} \mathscr{R}(s')}$
- \triangleright γ is a discount factor $0 < \gamma < 1$.

Secure and Reliable SCPS Framework Smart Attacks

A formal language to express security policies and security requirements

(CESI Lineact)

Secure&Reliable SCPS SS-CPS&IoT 2022 20 / 49

Security Policies and Security Requirements

- A security policy is a statement on what may never happen in the system execution
- A security requirement is a desirable security property that we would like to be valid despite specific threats
- We express policies and requirements using the language of security statements

```
Definition
```

```
A security statement is any expression in the language L(\varphi), so defined :
            := true | \varphi_{SP} | \varphi \wedge \varphi' | \neg \varphi | \bigcirc \varphi | \varphi \cup \varphi'
           \Rightarrow \varphi_{SP} \wedge \varphi_{SP}' \mid \neg \varphi_{SP} \mid d \in conn(l, l') \mid o \in key_D(d) \mid
                    (x,a) \in Hist_D(d) \mid (x,a) \in Hist_O(o) \mid z \in |type_O(o)|
                    y \in attr(o) \mid loc_O(o) = l \mid o \in key_O(o') \mid
                    o \in cont_O(o') \mid loc_A(a) = l \mid o \in poss_A(a)
```

(CESI Lineact)

SS-CPS&IoT 2022 21 / 49

Security Policies and Security Requirements

- The formal semantics is defined in term of the function $[\cdot]_S$ returning the truth value of a security statement φ_{SP} in a state S.
- $[\![d \in conn(l,l')]\!]_S$ iff $(l,d,l') \in C$; door d connects location l and l'
- $[y \in attr(o)]_S$ iff $y \in attr(o)$; y is an attribute of the object o
- $[[loc_O(o) = l]]_S$ iff $(l,o) \in (E)^+$; object o is in location l
- $[o \in poss_A(a)]_S$ iff $(a,o) \in (E)^+$; object o is possessed by agent a

Security Policies and Security Requirements

- A security statement φ is valid in \mathscr{S} , written $\mathscr{S} \models_I \varphi$, when $\mathtt{Traces}(\mathscr{S})\subseteq \mathtt{Words}(\pmb{\varphi})$, where $\mathtt{Traces}(\mathscr{S})$ is the set of all *prefix* closed traces of $\mathscr S$
- For the set of ω -words $\mathrm{Words}(\varphi) = \{ \rho \in (2^{\varphi_{SP}})^{\omega} : \rho \models_I \varphi \}$, $\models_I \subseteq (2^{\varphi_{SP}})^{\omega} \times L(\varphi)$ is the smallest relation satisfying
 - $\rho \models_I \mathsf{true}$
 - $\rho \models_I \varphi_{SP}$ iff $[\![\varphi_{SP}]\!]_{\rho[0]}$
 - $\rho \models_I \neg \varphi$ iff $\rho \not\models_I \varphi$
 - $\rho \models_I \varphi_1 \land \varphi_2$ iff $\rho \models_I \varphi_1$ and $\rho \models_I \varphi_2$
 - $\rho \models_I \bigcirc \varphi$ iff $\rho[1...] \models_I \varphi$
 - $\rho \models_I \varphi_1 \cup \varphi_2$ iff $\exists j \geq 0 : \rho[j \cdots] \models_I \varphi_2$ and $\rho[i \cdots] \models_I \varphi_1, \forall 0 \leq i < j$

SS-CPS&IoT 2022 23 / 49

Security Policies and Security Requirements

• A security policy is a safety property or a negation of a liveness property

Definition

A *policy* is a security statement of the form $\Box \neg \varphi_{SP}$ or $\neg \Box (\varphi_{SP} \rightarrow \Diamond \varphi_{SP})$.

• We do not impose any restrictions on the expression of security requirements

Definition

A requirement is a security statement.

Automatically Constraining Security Policies

(CESI Lineact)

Secure&Reliable SCPS SS-CPS&IoT 2022 25 / 49

Policy Constrained Semantics

• By definition an intruder is freed from playing by the rules

Definition (Honest Trace)

An honest trace is a trace whose underlying sequence of states, $S_0 \cdot \ldots \cdot S_i \cdot S_{i+1} \cdot \ldots$ is such that $(S_i, S_{i+1}) \in \hookrightarrow$, for all $i \geq 0$ and where the label of \hookrightarrow is not the intruder's ID.


• For the set of traces $Traces_H(\mathscr{S})$ in \mathscr{S} of honest agents (H), we consider the set of traces satisfying a given security statement

Definition (Trace satisfying φ)

A trace satisfying φ is a trace in traces(\mathscr{S}, φ) = Traces(\mathscr{S}) \cap Words(φ). An honest trace satisfying ϕ is a trace in $\operatorname{traces}_H(\mathscr{S}, \varphi) = \operatorname{Traces}_H(\mathscr{S}) \cap \operatorname{Words}(\varphi).$

SS-CPS&IoT 2022 26 / 49

Policy Constrained Semantics



Policy Constrained Semantics

• In an honest trace, the affectedness distinguishes the requirements whose validity can be changed if the policy is enforced from those whose validity is unchanged by it.

Definition (Requirements/Policies Affectedness)

Let φ be a requirement, π a policy, and $\mathscr S$ models the executions. We say that φ is affected by π in \mathscr{S} , and we write it $\varphi \leftarrow \varphi'$, when $\operatorname{traces}_H(\mathscr{S}, \varphi) \subseteq \operatorname{traces}_H(\mathscr{S}, \neg \pi) \neq \emptyset.$

ullet In $\mathscr{S}_{|\pi}$ where \mathscr{S} is enforced by π , no requirement must change its validity

Definition

The system \mathscr{S} constrained by π is a new $\mathscr{S}' = \langle S', S_0, \hookrightarrow' \rangle$ satisfying.

- If $\mathscr{S} \not\models_H \pi$ then $\mathscr{S}' \models_H \pi$;
- For all p such that $p \not\leftarrow \pi$, if $\mathscr{S} \models_H p$ then $\mathscr{S}' \models_H p$.

Policy Constrained Semantics

- \bullet Procedure Reduce produces $\mathscr{S}_{|\pi}$ from $\mathscr{S}=\langle S,S_0,\hookrightarrow\rangle$ and π such that $p \not \leftarrow \pi$. Reduce $(\mathscr{S}, \pi) \to \mathscr{S}_{|\pi|}$ distinguishes two cases
- Case of $\pi = \Box \neg \varphi_{SP}$:
 - ▶ Forall $S_i \in S$: $\exists \rho \in \mathtt{Traces}_H(\mathscr{S}), \ \rho = S_0 \cdots S_i \cdots \ \mathsf{and} \ \ \rho[i \cdots] \models \varphi_{SP}$ **Do** $S' := S \setminus \{S\}$;
 - ▶ Forall $(S', S_i) \in \hookrightarrow$ Do $\hookrightarrow' := (\hookrightarrow \setminus \{(S', S)\}) \cup \{(S', S')\};$
 - ▶ Forall $(S_i, S') \in \hookrightarrow \mathsf{Do} \ \hookrightarrow' := (\hookrightarrow \setminus \{(S', S_i)\}).$
- Case of $\pi = \neg \Box \varphi_{SP} \rightarrow \Diamond \varphi_{SP}$:
 - ▶ Forall $S_i, S_j \in S : \exists \rho \in \mathtt{Traces}_H(\mathscr{S}) \ \rho = S_0 \cdots S_i \cdots S_j \cdots$ and $\rho[i\cdots] \models \pi$ } **Do** $\hookrightarrow' := (\hookrightarrow \setminus \{(S_{j-1},S_j)\}) \cup \{(S_{j-1},S_{j-1})\}.$

SS-CPS&IoT 2022 29 / 49

Policy Constrained Semantics

- \models_H stresses that the policy is enforced on the system's execution without the interference of the intruder
- The constrained system will be secure only when $\operatorname{Traces}(\mathscr{S}_{|\pi}) \subseteq \operatorname{Words}(p)$

Proposition (Soundness)

 $\mathscr{S}' = Reduce(\mathscr{S}, \pi)$ is a system constrained by π .

• Each For all's has at most $O(|S|^2)$ iterations

Proposition

Reduce(\mathscr{S},π) can be implemented with worst-case time complexity $O(|S|^2 \cdot check(\pi))$. Here, $check(\pi)$ is the complexity of checking π .

Automatically Evaluating Security

Secure&Reliable SCPS SS-CPS&IoT 2022 31 / 49

Secure and Reliable SCPS Framework Methodology

Abstraction

- ullet Ψ considers a PCTL expression ϕ to be verified on S
- ullet Σ_ϕ is the set of the atomic propositions of ϕ s.t. $\Sigma_\phi\subseteq \mathscr{N}$

Definition

For a given System $S \uparrow_{\mathbf{a}} S'$ and a PCTL expression ϕ such that $\Sigma_{\phi} \subseteq \mathscr{N}$, we have

- $\blacktriangleright \ \forall \mathtt{a}_\mathtt{x} \notin \Sigma_\phi \wedge \mathtt{a}_\mathtt{x} \in \mathscr{N} \cup \mathscr{N}' : \Psi(\mathtt{a}_\mathtt{x} \rightarrowtail \mathtt{N}) = \mathtt{N}.$
- $\blacktriangleright \ \Sigma_{\phi} \cap \mathscr{N}_{S'} = \emptyset : \Psi(S \uparrow_{\mathsf{a}} S') = S.$

Secure and Reliable SCPS Framework Methodology

Reduction

- After abstraction, the size of S will be reduced
- ullet Υ develops a set of reduction rules to compact more the resulted S

Definition

For a system S, we define a set of reduction rules that are applicable on the artifacts $\|, |, \blacklozenge$, and \Diamond as follows.

- $\qquad \qquad \Upsilon(\|(\mathtt{a}_1,\|(\mathtt{a}_2,\mathtt{a}_3))) = \|(\mathtt{a}_1,\mathtt{a}_2,\mathtt{a}_3),$
- $\qquad \qquad \Upsilon(|(\mathtt{a}_1,|(\mathtt{a}_2,\mathtt{a}_3))) = |(\mathtt{a}_1,\mathtt{a}_2,\mathtt{a}_3),$
- $\blacktriangleright \Upsilon(\blacklozenge(a_1, \blacklozenge(a_2, a_3))) = \blacklozenge(a_1, a_2, a_3),$
- $\blacktriangleright \ \Upsilon(\lozenge_p(\mathtt{a}_1,\lozenge_{\mathtt{p}'}(\mathtt{a}_2,\mathtt{a}_3))) = \lozenge_{\mathtt{p},\mathtt{p}',\mathtt{p},(1-\mathtt{p}'),(1-\mathtt{p}),(1-\mathtt{p}')}(\mathtt{a}_1,\mathtt{a}_2,\mathtt{a}_3),$
- $\blacktriangleright \ \Upsilon(\lozenge_g(\mathtt{a}_1,\lozenge_{g'}(\mathtt{a}_2,\mathtt{a}_3))) = \lozenge_{\mathsf{g} \land \mathsf{g'}, \neg \mathsf{g} \land \mathsf{g'}, \neg \mathsf{g} \land \neg \mathsf{g'}}(\mathtt{a}_1,\mathtt{a}_2,\mathtt{a}_3).$

SS-CPS&IoT 2022 33 / 49

Property decomposition

- ullet The decomposition operator "atural" decomposes the PCTL property ϕ into local ones $\phi_{i:0 \le i \le n}$ over S_i with respect to the call behavior actions $a_{i:0 < i < n}$ (interfaces)
- The operator " \sharp " is based on substituting the propositions of S_i to the propositions related to its interface a_{i-1}
- We denote by $\phi[y/z]$ substituting the atomic proposition "z" in the PCTL property ϕ by the atomic proposition "y"

Definition (PCTL Property Decomposition)

Let ϕ be a PCTL property to be verified on $S_1 \uparrow_a S_2$. The decomposition of ϕ into ϕ_1 and ϕ_2 is denoted by $\phi \equiv \phi_1 \natural_a \phi_2$ where AP_{S_i} are the atomic propositions of S_i , then :

- 1. $\phi_1 = \phi([l_a/AP_{S_2}])$, where l_a is the atomic proposition related to the action a in S_1 .
- 2. $\phi_2 = \phi([\top/AP_{S_1}])$.

Property decomposition

- The first rule is based on the fact that the only transition to reach a state in S_2 from S_1 is the transition of the action l_a (BH-1)
- ullet The second rule ignores the existence of S_1 while it kept unchanged till the execution of BH-2

Property

The decomposition operator \natural is associative for $S_1 \uparrow_{a_1} S_2 \uparrow_{a_2} S_3$, i.e. :

$$\phi_1 \natural_{a_1} (\phi_2 \natural_{a_2} \phi_3) \equiv (\phi_1 \natural_{a_1} \phi_2) \natural_{a_2} \phi_3 \equiv \phi_1 \natural_{a_1} \phi_2 \natural_{a_2} \phi_3.$$

Composition Verification

• For the verification of ϕ on $S_1 \uparrow_{a_1} S_2$, we deduce the satisfiability of ϕ from the satisfiability of local properties ϕ_1 and ϕ_2 obtained by the operator \\ \\ \).

Theorem (Compositional Verification)

The decomposition of the PCTL property ϕ by the decomposition operator $\natural \text{ for } S_1 \uparrow_{a_1} S_2 \text{ is sound, i.e. :}$

$$\frac{S_1 \models \phi_1 \quad S_2 \models \phi_2 \quad \phi = \phi_1 \natural_{a_1} \phi_2}{S_1 \uparrow_{a_1} S_2 \models \phi}$$

Composition Verification

ullet We generalize the satisfiability of ϕ on S with n call behaviors

Proposition (CV-Generalization)

Let ϕ be a PCTL property to be verified on S, such that : $S=S_0\uparrow_{a_0}\cdots\uparrow_{a_{n-1}}S_n$ and $\phi=\phi_0
atural_{a_0}\cdots
atural_{a_{n-1}}\phi_n$, then :

$$S_0 \models \phi_0 \cdots S_n \models \phi_n$$

$$\phi = \phi_0 \natural_{a_0} \cdots \natural_{a_{n-1}} \phi_n$$

$$S_0 \uparrow_{a_0} \cdots \uparrow_{a_{n-1}} S_n \models \phi$$

Secure and Reliable SCPS Framework Transformation of IoT to PRISM

Transformation to PRISM

- ullet \mathcal{T}_P assigns for each entity an equivalent PRISM code fragment
- ullet $o_{o_2}\stackrel{def}{=}$ the object o possess o_2 , l_a and l_o present the locations of a and o_1 , and p_{o_3} precises the physicality attribute of o_3 .


$$\mathscr{T}_{P}(\alpha) = \begin{cases} [Syn_{o_{2}}]o_{o_{2}} \wedge o_{1_{o_{3}}} \wedge \neg p_{o_{2}} \wedge \neg p_{o_{3}} \rightarrow (o'_{2} = o_{2}); \\ [Syn_{o_{2}}]o_{o_{2}} \wedge o_{1_{o_{3}}} \wedge \neg p_{o_{2}} \wedge \neg p_{o_{3}} \rightarrow (o'_{3} = o_{2}); \\ \text{iff:} Send_{O}(o_{1}, o_{2}) \in \Sigma_{O}^{o_{1}}, \text{Receive}_{O}(o_{3}, o_{2}) \in \Sigma_{O}^{o_{2}}. \\ [Tak_{o_{1}}]l_{a} = l_{o} \wedge o_{o_{2}} \wedge \neg lock_{o} \wedge p_{o_{2}} \rightarrow (a'_{o_{2}} = \top); \\ [Tak_{o_{1}}]l_{a} = l_{o} \wedge o_{o_{2}} \wedge \neg lock_{o} \wedge p_{o_{2}} \rightarrow (o'_{o_{2}} = \bot); \\ \text{iff:} Receive_{A}(o, o_{2}) \in \Sigma_{A}^{a}. \\ [loc_{o_{1}}]o_{o_{1}} \wedge o_{o_{2}} \wedge \neg k_{o_{1}} \wedge p_{o_{1}} = p_{o_{2}} \rightarrow (k'_{o_{1}} = \top); \\ [loc_{o_{1}}]o_{o_{1}} \wedge o_{o_{2}} \wedge \neg k_{o_{1}} \wedge p_{o_{1}} = p_{o_{2}} \rightarrow (o'_{o_{1}} = \top); \\ \text{iff:} Lock_{O}(o_{1}, o_{2}) \in \Sigma_{O}^{o}. \end{cases}$$

Secure and Reliable SCPS Framework Applications

Applications

- Utah Water-supply
- Maroochy Shire Sewage Sill
- Model-based systems : SysML, and UML
- Communication protocols
- Smart emergency rooms
- Smart cities
- Smart factories

SS-CPS&IoT 2022 39 / 49



Preserving Privacy in IoT-based Systems

Research Directions Privacy in IoT

Preserving Privacy in IoT-based Systems

Objectives

A mechanism that preserves data of IoT while ensuring the systems requirements and respecting the system's services partitions

Plan

- State of the art : modeling IoT systems and communication protocols, analyzing massive data in IoT, and describing and enforcing data privacy
- Formalization : Proposing a formalism that models precisely IoT and expressing very well data privacy
- Preservation : Proposing a framework the preserves data privacy in IoT that allows the description formalism developed previously
- Application : Applied the contributions on case studies : medical systems (ICOST 2020) and providing a prototype

SS-CPS&IoT 2022 41 / 49

Security by Construction for Smart Cities

(CESI Lineact) Secure&Reliable SCPS SS-CPS&IoT 2022 42 / 49

Research Directions Security in IoT

Security by Construction for Smart Cities

Objectives

Construct a robust and secure BC for Smart Cities.

Plan

- Optimization : Find the optimal configuration of the smart objects distribution
- Communication : Develop a flexible architecture and communication protocol for a smart city
- Security: Adapt a distributed security mechanism for the proposed architecture (blockchains, IOTA, etc.)
- Application : Applied the contributions on case studies and providing a prototype

SS-CPS&IoT 2022 42 / 49

Security by Construction for Smart Cities

Research Directions Security in IoT

Security by Construction for Smart Cities

Objectives

Construct a robust and secure BC for Smart Cities.

Plan

- Optimization : Find the optimal configuration of the smart objects distribution
- Communication : Develop a flexible architecture and communication protocol for a smart city
- Security: Adapt a distributed security mechanism for the proposed architecture (blockchains, IOTA, etc.)
- Application : Applied the contributions on case studies and providing a prototype

SS-CPS&IoT 2022 43 / 49

Security by Construction for Smart Cities

(CESI Lineact) Secure&Reliable SCPS SS-CPS&IoT 2022 44 / 49

Research Directions Security in IoT

Security by Construction for Smart Cities

Objectives

Continuation: Data with smart decision supports

References (PhD W. M. Dahmane, J+SJ+4C/3Y)

- Towards a reliable smart city through formal verification and network analysis. Comput. Commun. 180: 171-187 (2021)
- Guaranteeing Information Integrity Through Blockchains for Smart Cities. MEDI 2021:199-212
- A BIM-based framework for an Optimal WSN Deployment in Smart Building. NOF 2020 : 110-114
- Security Implementation and Verification in Smart Buildings. CITSC 2019 : 51-56
- Security Implementation and Verification in Smart Buildings. CITSC 2019 : 51-56
- A Smart Living Framework : Towards Analyzing Security in Smart Rooms. MEDI 2019: 206-215

SS-CPS&IoT 2022 44 / 49

Low Cost Security for IoT Systems

(CESI Lineact) Secure&Reliable SCPS SS-CPS&IoT 2022 45 / 49

Research Directions lot-PUF

Low Cost Security for IoT Systems

Objectives


Design and implement a robust and secure low cost protocol based on IoT chips randmoness.

SS-CPS&IoT 2022 45 / 49



Objectives

Design and implement a robust and secure low cost protocol based on $\ensuremath{\mathsf{IoT}}$ chips randmoness.



Low Cost Security for IoT Systems

(CECLL COLUMN) COLUMN DELLA COLUMN COLUMN COLUMN DELLA COLUMN COL

Research Directions lot-PUF

Low Cost Security for IoT Systems

Objectives

Design and implement one-way function based on IoT chips.

Methodology

- ► Security test : evaluating metrics, i.e. uniqueness, un-clonability, randomness, stability, evaluability, unpredictability, and one-wayness.
- ► Key generation : extracting keys from responses of the PUF by developing algorithms based on security sketches and fuzzy extractors.
- ► Security gauging : modeling and measuring the successfulness ratio of attacks: Brute-force, birth-day, replay, etc.
- ► Application : design an authentication and identification protocol based on the proposed PUF.

SS-CPS&IoT 2022 46 / 49

Low Cost Security for IoT Systems

(CESILIFORM) Secure Paliable SCDS SS CDS N-T 2022 A7 / A0

Research Directions lot-PUF

Low Cost Security for IoT Systems


Objectives


Continuation: Integrating the protocol with the BC for Smart Transportation

References (F. Zerrouki, 5SJ+5C)


- Towards a Foundation of a Mutual Authentication Protocol for a Robust and Resilient PUF-Based Communication Network. FNC/MobiSPC 2021: 215-222
- A Low-Cost Authentication Protocol Using Arbiter-PUF. MEDI 2021: 101-116
- A Generation and Recovery Framework for Silicon PUFs Based Cryptographic Key. MEDI Workshops 2021: 121-137
- Quantifying Security and Performance of Physical Unclonable Functions. IoTSMS 2020 : 1-4
- Towards an automatic evaluation of the performance of physical unclonable function. AIRES 2020: 775-781


SS-CPS&IoT 2022 47 / 49





SS-CPS&IoT 2022 48 / 49





Research Directions

Thank you, Questions!

(CESI Lineact) Secure&Reliable SCPS SS-CPS&IoT 2022 49 / 49



GENERATION AND VERIFICATION OF LEARNED STOCHASTIC AUTOMATA

Baouya Abdelhakim VERIMAG (UGA)

Budva, Montenegro, 7-11 June, 2022

OUTLINE



- ML meets formal methods: Why and How
- BIP framework
- From data to automata: a Hybrid Approach
- SMC in a nutshell
- Conclusion

MACHINE LEARNING MEETS FORMAL METHODS ••• Generation and verification of learned stochastic automata



ML MEETS FORMAL METHODS: WHY AND HOW





BRAIN-I®T ••• Generation and verification of learned stochastic automata


CONTEXT




Machine Learning techniques (ML): Ant Colonies, Neural Networks, Genetic Algorithms.....

ML techniques offer the possibility to make a <u>prediction</u> starting from <u>historical data</u>.

ML techniques allow formally reasoning if the <u>learned model</u> is amenable to verification.








- Number of states N is *learned*
- Simulate to find out the action types and states number

MACHINE LEARNING MEETS FORMAL METHODS ••• Generation and verification of learned stochastic automata





Naskos Athanasios et al, Online Analysis of security risks in elastic cloud applications




MACHINE LEARNING MEETS FORMAL METHODS •











- Number of states N is semantically set as input
- Probabilities are computed and Actions are recorded from past experiences

MACHINE LEARNING MEETS FORMAL METHODS ••• Generation and verification of learned stochastic automata








MACHINE LEARNING MEETS FORMAL METHODS










MACHINE LEARNING MEETS FORMAL METHODS










Number of MDP states is the identified String words.


MACHINE LEARNING MEETS FORMAL METHODS •••











- Iterative approach until the relevant strategy is detected.
- MC is applied to estimate the probability of reaching p.

MACHINE LEARNING MEETS FORMAL METHODS ••• Generation and verification of learned stochastic automata





BRAIN-IoT ••• Generation and verification of learned stochastic automata

BIP FRAMEWORK = LANGUAGE + CODE GENERATION



Components = Layered composition of :

- Behavior: atomic function unit (automata+ actions code).
- Interactions: corporation between actions and behavior.
- Priorities: conflict resolution between interactions.



Model-based and component-based design:


- Rigorous operational semantics.
- Providing automated support for validation and performance analysis.
- Providing automated support for implementation on given platforms.

Stochastic BIP: Extends the BIP models with probabilistic variables.



BIP MODELS IN A NUTSHELL





FROM LTS TO ATOMIC COMPONENT



Definition 1: LTS is a tuple $\langle \mathbf{Q}, \mathbf{Act}, \rightarrow, q_0 \rangle$:

- Q is a set of states,
- Act is a set of action names labelling the transitions,
- → ⊂ Q × Act × Q is a set of labelled transitions,
- $q_0 \subseteq Q$ is the initial state.

Definition 2: An atomic component B= $\langle S, P, T, s_0, \mathcal{V} \rangle$ is an LTS extended with variables:

- $\mathbf{v} = \{v_0, \dots, v_n\}$ is a set of local variables,
- $\langle S, P, T, s_0 \rangle$ is a labelled transition system, S is a set of states, P a set of communication ports, T is a set of transitions of the form (s, p, g, f, s') where $s, s' \in S$, $p \in P$, $g \in Eval(\mathcal{V})$ is a guard, and $f \in Func(\mathcal{V})$ is an update function on a subset of \mathcal{V} , and
- $s_0 \in S$ is the initial state.

MAL METHODS ••• BRAIN-I®

FROM LTS TO ATOMIC COMPONENT



Let $\mathbb D$ be a finite universal domain. Given a set of variables $\mathcal V$, we define valuations for variables as a set of functions $X:\mathcal V\to\mathbb D$ that associate each variable in $\mathcal V$ with a value in $\mathbb D$,

Definition 3: [semantics] The atomic component $B = \langle S, P, T, s_0, \mathcal{V} \rangle$ is an LTS $\langle Q, Act, \rightarrow, q_0 \rangle$, such that:

- $\mathbf{Q} \subseteq \mathbf{S} \times \mathbb{D}$,
- Act \subseteq P is a set of transitions labels,
- → is a set including transitions of the form ((s;X), p, (s';X')) written such that,
 var(p) ∈ X, g(X) evaluates to true and X' is the new valuation,
- $q_0 = (s_0; X_0) \subseteq Q$.

••• BDAIO IST

••• Generation and verification of learned stochastic automata

BIP OPERATIONAL SEMANTICS



ENB-UPD 1:
$$\underline{p \in P, \ var(p) \in X, \ Dom(X) = Dom(X'), X \neq X', \ [\![g(X)]\!] = \top } \\ (s;X) \xrightarrow{p} (s';X')$$

$$\begin{array}{ll} \textbf{ENB-UPD} & \textbf{2:} & \underline{p_1,p_2} \in P, var(p_1) \in X_1, var(p_2) \in X_2, Prior(p_1) \geq Prior(p_2), \ [\![g(X_1)]\!] = \top, \ [\![g(X_2)]\!] = \top \\ & (s_1 : X_1) \xrightarrow{p_1} (s_1' : X_1') \end{array}$$

$$\textbf{SYNC:} \ \underline{p \in P, \ var(p) \in X, \ Dom(X) = Dom(X'), \ B_1 = (s_1 : X_1) \xrightarrow{p} (s_1' : X_1'), B_2 = (s_2 : X_2) \xrightarrow{p} (s_2' : X_2'), \llbracket g(X_1) \rrbracket = \top, \llbracket g(X_2) \rrbracket = \top \\ ((s_1, s_2) : X_1 \cup X_2) \xrightarrow{p} ((s_1', s_2') : X_1' \cup X_2')$$






FROM DATA TO AUTOMATA: A HYBRID APPROACH






BRAIN-IoT ••• Generation and verification of learned stochastic automata






MACHINE LEARNING MEETS FORMAL METHODS ••• Generation and verification of learned stochastic automata






MACHINE LEARNING MEETS FORMAL METHODS ••• Generation and verification of learned stochastic automata






CLASSIFICATION






MACHINE LEARNING MEETS FORMAL METHODS ••• Generation and verification of learned stochastic automata





MACHINE LEARNING MEETS FORMAL METHODS ••• Generation and verification of learned stochastic automata



••• Generation and verification of learned stochastic automata

. . . .

BUILDING AUTOMATA




Definition 4: [Learned Stochastic Component]. A learned stochastic component is an atomic component extended with probabilistic variables $B = \langle C, P, T, i, V \rangle$, where:

- $C = \{i\} \cup \{c_0, \ldots, c_k\}$ is a set of states where i is the initial state,
- P is a set of ports,
- $\mathcal{V} = \mathcal{V}^d \cup \mathcal{V}^q \cup \mathcal{V}^p$, where \mathcal{V}^q and \mathcal{V}^d is a set of deterministic variables and \mathcal{V}^p are probabilistic variables,
- **T** is a set of transitions of the form t = (c, prt, f, c') where $c, c' \in C$, $prt \in P$, g is a guard over Eval(V), and f is a pair (f_q, f_p) where f_q and f_p are deterministic update functions on features occurrence V^q and classes switching V^p ,
- i is the initial state.



••• Generation and verification of learned stochastic automata





BUILDING AUTOMATA-BASED MODEL



Model Checking

- Exhaustive
- Guarantees
- State space explosion

Pure Simulation

- Partial
- No guarantees
- Fast

Statistical Model Checking

- Partial
- Bounded error
- Fast

✓ SMC is a <u>tradeoff</u> between analysis speed and result guaranties.

MACHINE LEADNING MEETS FORMAL METHODS



••• Generation and verification of learned stochastic automata



SMC IN A NUTSHELL


INTRODUCTION TO SMC



BRAIN-I®T ••• Generation and verification of learned stochastic automata

SMC SETTING






VERIFICATION




 Property: What is the probability of experiencing variation on water flow for low, basal, high levels?


$$P_{=?} = [F^{1000}f_{wf} = v_{wf} \&\& \ days \le T] \; ; \; \mathsf{T=1}: 274: 7; \\ v_{wf} \in \{low, basal, high\}$$

MACHINE LEARNING MEETS FORMAL METHODS ••• Generation and verification of learned stochastic automata






















BIP: ONLINE RESOURCES



- Available online! Link to web page:
 - http://www-verimag.imag.fr/BIP-SMC-A-Statistical-Model-Checking.html
- Open source! Link to Git repository:
 - https://gricad-gitlab.univ-grenoble-alpes.fr/verimag/bip/sbip2
- Distributed with user manual and video tutorial!
 - Link to user manual: http://www-verimag.imag.fr/~nouri/bip-smc/sbip-2.2.1-user-manual.pdf
 - Link to video tutorial: https://www.youtube.com/watch?v=MvNfZrvIVAs

MACHINE LEARNING MEETS FORMAL METHODS ••• Generation and verification of learned stochastic automata

CONCLUSION



- Hybrid approach to build and check BIP models using k-NN an BIP SMC,
- Data correlation is performed to check the veracity of the estimated values.
- → Accuracy issue will be resolved by transformation soundness,
- → Large data set need to be processed to check the feasibility of the approach,
- → Building security patterns from learned models to check the quality of the captured data.

Presentation Title ••• Generation and verification of learned stochastic automata





SELFSUSTAINED CROSS-BORDER CUSTOMIZED CYBERPHYSICAL SYSTEM EXPERIMENTS FOR CAPACITY BUILDING AMONG EUROPEAN STAKEHOLDERS

Principles of performance effective node design for smart systems

Prof. dr Radovan Stojanović University of Montenegro and MECOnet











SS-CPSIoT2022, Budva, Montenegro

Co-funded by the Horizon 2020 programme of the European Union

DT-ICT-01-2019 Smart Anything Everywhere Area 2 www.smart4all-project.eu Grant Agreement: 872614

Content

- Instead introduction
- Design considerations
- Examples (hardware and software)
- Conclusion

www.smart4all-project.eu

Instead introduction

- Resolve the dilemma. Do You do this out of hobby or business?
- A hobby is a useful thing for a person.
 Sometimes can bring a grant (project). Someone can develop a business based on it.
- Business philosophy is different? How can I sort out the problem in the simplest and most economical way?
- "Sometimes when you turn a hobby into a job, it becomes work". Jeff Bennett
- "Whatever you like to do, make it a hobby and whatever the world likes to do, make it a business", Warren Buffett








"Shooting sparrows with cannons"

www.smart4all-project.eu

Smart node architecture (general)



Each system
 component is
 separate design
 story, should be cost
 and performance
 effective and
 carefully designed.

• (1) and (2). Powering. Standard powering, battery, rechargeable battery, solar, wind, earth, low-dropout regulator (LDO regulator), DC-DC regulator, linear or switching, quiescent current, current capacity, low-power, low-cost...etc are parameters to be considered. As example, The MCU may have low power consumption, but if the regulator has significant quiescent current, then the whole system will not be too power effective.

Sometimes we can take energy from nothing, sun, wind movement, even from earth. Example.
 Simplest smart system for soil moisture measurement. No battery, 3 in 1. Analog metering. Use a soil

as battery and analog circuits as an actuator.







www.smart4all-project.eu

- (3) Analog front-end.
 Convert non-electric value to its digital equivalent to be readable with MC. It can be done in several ways.
- Example, soil moisture measurement. Convert soil moisture in C or R, voltage, current, time, frequency etc...






C 5


www.smart4all-project.eu


- Analog-front-end, how to convert an analog signal to its digital equivalent?. **Decay time**. Passive circuits, active circuits, complex, simple, direct interfacing to MCU. This part need analog knowledge and experience. Sometimes, MCU have built-in analog active components as operational amplifiers and analog comparators, that can be very useful.
- **Direct interfacing.** RC principle, charging discharging. Resistor-Capacitor (RC) decay circuit. The time it takes for the voltage to decay to a threshold (Vth) is a function of the capacitance Cx. Good resolution. No need active components and A/D converter. In the simplest algorithms T1 and T2 sensitive on R, Cx, Vth and vice-versa. **But, there is a way to make Cx non-dependent on them**.






$$Cx = -\frac{1}{R} \frac{B + \sqrt{B^2 - 4AC}}{2A}$$
$$A = -[2 + \ln(2)] \ln(2)$$
$$T_1^2 + T_2^2$$





www.smart4all-project.eu

• Analog front end. Difference of delays (times) principle. Converting difference of delays in two branches R-C and R-Cx to PWM signal and then to voltage.




Code for soil moisture reading, as voltage equivalent (VE from above circuit)

```
#include <SoftwareSerial.h> // Software Serial Communication
#include <tinysnore.h>
                       // Sleeping library for ATtiny
#define SENSOR pin 1
#define POWER pin 0
#define RX pin 4
#define TX pin 3
SoftwareSerial SwSerial(RX_pin,TX_pin);
int readA = 0;
float moisture;
byte i;
void setup(){
pinMode(TX pin, OUTPUT);
pinMode(RX pin, INPUT);
pinMode(SENSOR_pin, INPUT);
pinMode(POWER_pin, OUTPUT);
SwSerial.begin(9600);
delay(1000);
```

} // end setup


```
void loop(){
 digitalWrite(POWER pin, HIGH); // Power sensor on
 delay(5000); // Wait
 readA = 0;
 for(i=0; i<5; i++)
                                   readA += analogRead(SENSOR_pin);
                                   delay(20); }
 digitalWrite(POWER pin, LOW); // Power sensor off
 readA = readA / 5; // Average from 5 measurement
 moisture = (float) readA * 3.3 / 1023.0; // Convert to voltage scale
 moisture = (moisture - 0.27)/0.0185; // subtract voltage offset and convert voltage
// to moisture, by 1st order curve linearisation
 if(moisture > 100) moisture = 100; // Out of Limits
 if(moisture < 0) moisture = 0;
 SwSerial.println(moisture);
 snore(5000); // Go to deep sleep
} // end loop
```

• **Analog front end.** Frequency based measurement, Cx change with moisture, i.e. fout by Cx. One Schmitt's trigger 74HCT14 can support 6 sensors.




F [kHz] \ C [pF]	22pF	100pF
f _{out} - air	44	14
f _{out} - water	20	10,3

Analog front-end. R and Photo Current (Voltage) Conversion. Converting NTC resistor value or photofluctations (photo voltage or photo current) to voltage, or differential voltage, VIN+-VIN-. Examples. Detection Respiration Rate (RR) and Heart Rate (HR) by simple analog front-end, directly connected to MCU. By using internal differential amplifiers of MCU, lowering ADC Vref=1.024V, selecting PGA=20, we can achieve resolution of 1mV/20=50uV that enough even to tie directly thermocouple.



www.smart4all-project.eu

(6) Low power 8-bits RISC microcontroller (MC) processor unit. MC from Atmel, Microchip, STMicroelectronics, NXP. On-MC implementation of all tasks: signal management and acquisition, signal processing in time and frequency domain, low power management and communication. Example of ATtiny85 (Atmel-Microchip). $\nabla_{\text{pins}}^{1/0} \nabla \nabla$




- On-MC signal processing.
- All parameters should be on-place calculated, filter border frequencies, time responses, Spectrums, adaptive thresholds.
- Strongly integer (fixed point) based, highly optimized signal processing.
- Take care about sampling frequency and interrupt based sampling generation.
- The software process should be synchronized in real time.

www.smart4all-project.eu

- Calculation RR and HR from FFT spectrum a) the same vector is used for time and spectral data. b) time signal of respiration signal RR(t), c) its FFT spectrum, calculated by microcontroller. d) and e) the same spectrum calculated by MATLAB.
- Zero padding technique applied to respiration a), and heart rate c) signals, with adequate FFT spectrums, b) and c). Locations of the peaks, RR, and its correction, Rrcorrected, using values from b)





Code for determination RR and HR from FFT spectrum, based on fixed point FFT and zero crossing



```
#include "fix_fft.h" // include library for FIX FFT
 #define F_CPU 100000UL
 #define pinRx PB5
 SoftwareSerial SwSerial(....); // Software serial
(RX_pin,TX_pin)
 bool sample_ready = false; int sample; const byte FFT_N_RR =
 char im[FFT_N_RR], data_rr[FFT_N_RR]; //FFT Spectrum
 const byte FAST = 64; //Number of Nzp points
 const byte fs = 8; // Sampling frequency
 int dat = 0; //Spectrum calculation
 byte rr = 0; //Sample counter
                                            void comp_match() // Timer interrupt setting { //....}
ISR (TIMER1_COMPA_vect) // Timer interrupt sampling function { //
int8 t maxiin = 0;
long maxi = 0;
                                            void diff_amp() // Seting diff amplifier
 void setup() { //..... }
                                             ADMUX = 0b10000000; ADMUX |= 0b00000111; // + diff_input on
                                            PB4, - diff input on PB3, Gain 20x
                                             ADCSRA = 0b10000011; ADCSRB = 0x00;
                                            int ReadInternal() //Read A/D converted
                                             static int Read;
                                             uint8_t low, high;
                                             ADCSRA |= 0b01000000;
                                             while (ADCSRA & 1 << ADSC); // wait untill coversion be completed
                                             low = ADCL; high = ADCH;
                                             Read = high << 8 | low;
                                             return Read;
www.smart4all-project.eu
```

• Performances of optimized code design of HR and RR estimation on low-memory, low-cost 8-bits RISC microcontroller, as it is ATtiny85. As seen, 128 points FFT can be implemented using 433 bytes of RAM. 32 non-zero points are taken in 8sec, allowing 2 breaths/min resolution for 4Hz sampling frequency. The MCU on 1MHz is consuming about 1.32mA.

Signal	N _{FFT} (points)	N _{nz} (points)	f _s (Hz)	CT (sec)	Err (breaths or beats/min)	MU (bytes of RAM)	f _c (MHz)	I _c (mA)	мс
RR	64	64	4	16	3.75	307	1	1.32	ATTINY85
	64	32	4	8	3.75	307	1	1.32	
	128	128	4	32	1.875	433	1	1.32	
	128	64	4	16	1.875	433	1	1.32	
	128	32	4	8	1.875	433	1	1.32	
HR	64	64	8	8	7.5	307	1	9.6	
	64	32	8	4	7.5	307	1	9.6	
	128	128	8	16	3.75	421	1	9.6	
	128	64	8	8	3.75	421	1	9.6	
	128	32	8	4	3.75	421	1	9.6	
	256	256	8	32	1.875	N/A	A		ATMEGA32U


Code. RC (LP) i CR (HP) code implementation of 1st order filters. The only input parameter are sampling frequency (fs) and bordering frequencies (fc_, fc_h). Coefficients calculation and call filters.

```
const int fs=200; //sampling frequency
//filter variables
const int fc_I=5; //corner frequency HP
float alfa=0; //coefficient LP
float y_old_lp=0; //previous value y LP
const int fc_h=15; //corner frequency LP
float beta=0; //coefficient HP
float y_old_hp=0; //previous value x HP
float x_old_hp=0; //previous value y HP
void setup()
 alfa=calculate_alfa((float)(fc_h), fs); //calculate_alfa
beta=calculate_beta((float)(fc_l), fs); //calculate beta
//coefficient alfa for LP filter
float calculate_alfa(float fc, float fs)
float alfa:
alfa=(2*PI*fc/fs)/((2*PI*fc/fs)+1
return alfa;
                              Calculation of coefficients
//coefficient beta
noat calculate_beta(float fc_float fs)
float beta-
beta=1/((2*PI*fc/fs)+1);
return beta;
                                            www.smart4all-project.eu
```

```
//LP filter of 1st order
float low_pass1(float alfa, float x)
{
float y=0;
y=alfa*x+(1.0-alfa)*y_old_lp;
y_old_lp=y;
return y;
}
//HP filter of 1st order
float high_pass1(float beta, float x)
{
float y=0;
y=beta*y_old_hp+beta*(x-x_old_hp);
y_old_hp=y;
x_old_hp=x;
return y;
}

void loop()
{
.....
sample= analogRead(ADO);
y1=high_pass1(beta, float(sample);//HPF5Hz
y2=low_pass1(alfa,y1); // LPF 15Hz
.....
}
```

Code. Iterative calculation of statistical parameters. Less memory, on-line calculation. Example of processing RR intervals
of PPG and ECG signals for purpose of Heart Rate Variability (HRV) calculation. Stress detection.



· Code. IIR filter implementation in floating and fixed point aritmetics

```
//IIR FILTER FLOAT IMPLEMENTATION
//a(1)*y(n) = b(1)*x(n) + b(2)*x(n-1) + ... + b(nb+1)*x(n-1)
        - a(2)*y(n-1) - ... - a(na+1)*y(n-na)
// calling yout=iir_filtar(xin, a_c, b_c, n);
#define N 4
double y[N+1]=\{0,0,0,0,0,0\};
double x[N+1]=\{0,0,0,0,0,0\};
// a(1)*y(n)=b(1)*x(n)+b(2)*x(n-1)-a(2)*y(n-1)
double a_c[]=\{1.0000, -0.9975\}; //floating coefficients
double b_c[]={ 0.0013, 0.0013};
double iir_filtar(double p, double *a_coef, double *b_coef, int
 int i;
 x[0]=p;
 y[0]=*b\_coef*x[0];
 for(i=1; i \le N_order; i++)
 y[0]=y[0]+(*(b_coef+i)*x[i]);
 for(i=1; i \le N_order; i++)
 y[0]=y[0]-(*(a_coef+i)*y[i]);
 for(i=N; i>0; i--) //Circular
 y[i]=y[i-1];
 x[i]=x[i-1];
 return(y[0]); }
```

```
//IIR FILTER INTEGER IMPLEMENTATION
long a_co[]={1, -199}; //integer coefficients
long b_co[]={29, 29};
long yi[N+1]={0,0,0,0,0,0};
long xi[N+1]={0,0,0,0,0};
long iir_filtar_int(long p, long *a_coef, long *b_coef, int
N_order)
 short i;
 xi[0]=p;
 yi[0]=(*b_coef*xi[0])>>8;
 for(i=1; i<=N_order; i++){
 yi[0]=yi[0]-((*(a_coef+i)*yi[i])>>8);
 for(i=N; i>0; i--) //Circular
 yi[i]=yi[i-1];
 xi[i]=xi[i-1];
 return(yi[0]);
p=(long)(x<<8); //Calling integer IIR filter
yk=iir_filtar_int(p,a_co,b_co, 1);
```

· Code. DC Removal, DC Tracking. IIR notch filter coefficients calculation. Positive slope, Smoothing

```
H(z) = \frac{1 - 2\cos\omega_0 z^{-1} + z^{-2}}{1 - 2r\cos\omega_0 z^{-1} + r^2 z^{-2}}
```

```
//DC TRACKING
int32_t ydc_old=0;
int DC_Tracking(int x)
{
  int32_t ydc;
  ydc= ydc_old+((((int32_t) x << 16) - ydc_old) >> 9);
  ydc_old=ydc;
  return (ydc>>16);
}
```

```
//IIR NOTCH FILTER WITH //COEFFICIENTS
CALCULATION
fs=1000;
f0=50; // REMOVE 50Hz flicker
b0=1;
b1=-2*cos(2*pi*f0/fs);
b2=1; r=0.999;
a0=1;
a1=-2*r*cos(2*pi*f0/fs)
a2=r*r;


//a(0)*y(n) = b(0)*x(n) + b(1)*x(n-1) + b(2)*x(n-2) ...
```

- a(1)*y(n-1) - a(2)*y(n-2)

```
//POSITIVE SLOPE calculation
int16_t x_old_slope_fix=0;
int16_t slope_fix(int16_t x)
{
int16_t slope=0;
slope=x-x_old_slope_fix;
if(slope<=0) slope=0;
x_old_slope_fix=x;
return slope;
}
```


```
//SMOOTHING, CIRCULAR BUFFERING
float average_sum(float x)
{
    short i;
    float filterout=0.0;
    // Direct-Form FIR
    del[0] = x; // input for filter
    filterout = del[0]; // Set up filter sum
    for (i = LENGTH-1; i > 0; i--){ // Get sum of products
    filterout += del[i];
    del[i] = del[i-1]; // Renew input array
}
return (filterout);
}
```

- (5) Communication and low powering
- Communication is the most powering part. Then, if feasible, it should be as rare as possible from time to time, at short intervals
- Use power consumption saving modes on MC.
- Take care about timing of sensoring, DSP, and communication. Good experience with RF433MHz communication, one way. The communication is modulated switched on-off by Tx signal (Data). To increase communication power VDD2>VDD1, VDD3.




Integration

• Home(office) integration. Low-power node and ESP32 gateway



Integration

• Out-door, on-field-cloud scenario. Precision agriculture example.



Conclusions

- We discussed some of cost and performance effective hardware and software designs for smart nodes.
- It uses OFF-THE-SHELF components as 8-bits microcontrollers of general purposes.
- The explanation has been done through real examples in both hardware and software from fields of health wearables, precision agriculture etc...
- To design effective nodes we need wide knowledge, not only from programming.
- In majority of cases, when design it is not necessary to "Shoot sparrows with cannons".

Acknowledgment

The research within presentation has been supported by EU H2020, SMART4ALL, Grant Agreement: 872614. We are thankful.



stox@ucg.ac.me

www.smart4all-project.eu

Your feedback

Thanks. Questions, comments?





stox@ucg.ac.me

www.smart4all-project.eu

Data Processing Pipelines on small satellites and drones: challenges and solutions

Milica Orlandić
Department of Electronic Systems
NTNU – Norwegian University of Science and Technology

NTNU

Global Context - Megatrends













Incose Systems Engineering vision 2035

² NTNU


Global Context - Megatrends



3 DINTNU

Global Context





ENVIRONMENTAL SUSTAINABILITY BECOMES A HIGH PRIORITY

Global Context - Megatrends

SMART SYSTEMS PROLIFERATE



Smart elements employing AI, automation and autonomy features, and advanced sensors for system functional behaviors as well as system self-diagnosis and repair, will be commonplace.



Smart systems will be commonplace in diverse fields, such as agriculture, urban complexes, homes, appliances, health, financial services, energy, telecommunications, private and public transportation, and national security.



Intelligence will move closer to devices and away from central control.

NTNU

Global Context - Megatrends














Systems Engineering Process



Stakeholder Expectrations



simple



timely



safe



secure



11

predictable



smart



sustainable



maintainable



scalable



affordable

Incose Systems Engineering vision 2035

Requirements & Constraints Definition



Requirements

describe the necessary functions and features of the system we are to conceive, design, implement operate.



show the limits within which the system should be realized

Requirements specify WHAT the system shall/should do,


Requirements Specification - rigorous modeling of requirements to provide formal definitions for various aspects of the system




System trade-offs










Architecture

The embodiment of concept, and the allocation of physical/informational **function** (process) to **elements of form** (objects) and definition of structural interfaces among the objects




Functional Architecture

System Architecture

Formal Structure


System Design Process



NASA Systems Engineering Handbook Revision 2


Technology Assessment

NASA Technology Readiness Levels (TRLs)




Small Satellite Characteristics

Smallsat <300 kg Minisat 100-500 kg Microsat 10-100 kg Nanosat 1-10 kg Picosat 0.1-1 kg




CubeSat



Small Satellite Characteristics

- o Capable platforms
- o Rapid infusion of technology
- Low cost, components of the shelf (COTS)
- o Flexibility
- o Distributed functions
- Observation strategies
- Trend: increased onboard processing, hybrid and reconfigurable computing



Background - Norway + Ocean




Coastal zones are rich in fish that visit the Norwegian Sea from the North Atlantic or from the Barents Sea



Norway is responsible for 1/3 of the salmon production in the world, and of all the Seafood produced in Norway 95% is exported







The Norwegian continental shelf is 4 times the the Norwegian mainland, and 1/3 of the area of Europe is the Norwegian continental shelf







The key recommendations for ocean color remote sensing



- Image spatial resolution should be better than
 m/pixel;
- 2) Spectral resolution should be better than 10 nm;
- 3) SNR at Top of Atmosphere (ToA) should be greater than **100**;
- 4) Data should be delivered to end users in less than **12 hours** in general and less than **3 hours** for HABs; and
- 5) Revisit times to target should be **at least 3 per day**.

O NTNU





Observational pyramid








□ NTNU

Hyperspectral imaging




• NTNU

Payload Design / Trade study


- Orbit Selection
- Spacecraft autonomy
- Mission specific flight software
- Data management
- Technology trades
- Operational trades
- Risk versus return trades

• NTNU

Payload system



Processing System





Committe infliction

Satellite System Bus

Payload system








An image processing pipeline






- Large data sizes (GBs)
- Timing is critical
- All processing in about X minutes
- Downlink bandwidth

46 D NTNU


Onboard processing pipeline




M. E. Grøtte *et al.*, "Ocean Color Hyperspectral Remote Sensing With High Resolution and Low Latency—The HYPSO-1 CubeSat Mission," in *IEEE Transactions on Geoscience and Remote Sensing*, vol. 60, pp. 1-19, 2022, Art no. 1000619, doi: 10.1109/TGRS.2021.3080175.

NTNU


Hyperspectral onboard processing architecture – HYPSO 1



48 D NTNU



50 DITNU



D. Bošković, M. Orlandić, S. Bakken and T. A. Johansen, HW/SW Implementation of Hyperspectral Target Detection Algorithm, 8th Mediterranean Conference on Embedded Computing – MECO, Montenegro, 2019

S. Bakken, M. Orlandic, T. A. Johansen, The effect of dimensionality reduction on signature-based target detection for hyperspectral imaging, CubeSats and SmallSats for Remote Sensing III, SPIE Optical Engineering + Applications, San Diego, 2019;

51 D NTNU



SELFSUSTAINED CROSS-BORDER CUSTOMIZED CYBERPHYSICAL SYSTEM EXPERIMENTS FOR CAPACITY BUILDING AMONG EUROPEAN STAKEHOLDERS

SMART4ALL

An extensive network of Digital Innovation Hubs for boosting technology and business development in South, Eastern and Central Europe

Nikolaos Voros, Professor, SMART4ALL Coordinator
Christos Antonopoulos, Assistant Professor, SMART4ALL Technical Manager
Georgios Keramidas, Assistant Professor, SMART4ALL Technical Manager



Co-funded by the Horizon 2020 programme of the European Union

DT-ICT-01-2019 Smart Anything Everywhere Area 2 www.smart4all-project.eu Grant Agreement: 872614

SMART⁴**ALL ID Card**



DT-ICT-01-2019: *Smart Anything low energy computing Everywhere* – *Area 2: Customized powering CPS and the IoT*




30 May 2022 www.smart4all-project.eu

_

SMART⁴**ALL** Consortium

- 25 partners originated from South, Eastern & Central Europe
- The consortium is composed of universities, research institutes, investors, networking organizations, SMEs, Innovation Hubs and NGOs

30 May 2022



Ghadames	1 1/)	S Mappox S Openstreetmap Improve
Diversity in Partners Expertise	s Expertise Geographic Diversity (15 countries)	
Universities: 10	Albania: 1	Montenegro: 1
Research institutes (R&D): 3	North Macedonia: 2	Poland: 2
Research institutes (BizDev): 1	Cyprus: 1	Portugal: 1
SMEs (R&D): 6	Estonia: 1	Serbia: 1
SMEs (BizDev): 2	Germany: 3	Slovenia: 1
Innovation Hubs: 1	Greece: 5	Spain: 1
NGOs: 1	Hungary: 1	The Netherlands: 1
	Kosovo: 2	

www.smart4all-project.eu

SMART⁴**ALL** Partners











Sad





Montenearo



University of Peloponese

German Aerospace Center





PRAXI Network

Brandenburg University of Technology

Germany

UNIVERSITETI"











Sensing & Control Systems S.L. Spain

sensing &control



The Netherlands

FundingBox Accelarator Poland

FundingBox

University Albania

METROPOLITAN TIRANA Metropolitan Tirana







North Macedonia

Slovenia



Budanest University of Technology and Economics



Rezos Brands

Greece



FastTrack Ventures

Portugal

ATB Leibniz Institute for Agricultural Engineering and Bioeconomy









UNIVERSITAT POLITECNICA DE VALENCIA Polytechnic University of Valencia

What are SMART ALL goals?

To build **cross-border experiments** that **transfer knowledge** and **technology** between **academia** and **industry** in **Customised Low-Energy Computing** (CLEC) for **Cyber-Physical Systems** (CPS) and the **Internet of Things** (IoT)

To accelerate digital transformation and increase digital skills in underrepresented geographical areas —especially **SEE**— in the 4 SMART4ALL verticals

SMART4ALL Management Team



SMART⁴**ALL** Officers



SMART4ALL in a Nutshell

- Vision: To build capacity amongst European stakeholders by joining different cultures, different policies, different geographical areas and different application domains
- How: Through the development of selfsustained, cross-border experiments that transfer knowledge and technology between academia and industry
- Technological Areas: Customized low energy computing (CLEC) & IoT
- Application Areas: Digitized Environment, Digitized Agriculture, Digitized Anything and Digitized Transport

SMART⁴**ALL PAE Types**

PAE

Pathfinder Application Experiments

KTEs

Knowledge Transfer
Experiments

Funding: 8K Euros
Type: Internship

FTTEs

Focused Technology
Transfer Experiments

Funding: 80K Euros

Type: Project

CTTEs

Cross-domain Technology Transfer Experiments

Funding: 80K Euros

Type: Project

- Internal: 21 FTTE (vertical) will be developed by SMART4ALL
- External: 67 KTEs/FTEs/CCTEs will be developed via open call funding

Who can apply?

ACADEMIC



Universities and other **Academic Institutions**

INDUSTRIAL



SME and Slightly Bigger Companies (< 500 employees & < EUR 100M turnover)



System Integrators and **Technology Providers** specialised in technology transfer or system integration to End-users (provided they can be categorised in one of the two previous types of beneficiaries)


Must be a consortium of 2 entities and led by the Industrial partner

Must be **cross-border** from 2 different **eligible** countries

SMART4ALL PAE Cut Off Dates


PAE Type		Call 1	Call 2	Call 3	
Knowledge Transfer Experiments (KTE)	Call Announcement	Apr 15th, 2020	Mar 2021	Mar 2022	
	Submission Deadline:	Jul 15th, 2020	May 2021	June 2022	
Focused Technology Transfer Experiments (FTTE)	Call Announcement	Jul 1st, 2020	Jun 2021	Jun 2022	
	Submission Deadline:	Sep 30th, 2020	Aug 2021	Aug 202	
Cross Domain Technology Transfer Experiments (CTTE)	Call Announcement	Dec 2020	Sep 2021	Sep 2022	
	Submission Deadline:	Feb 2021	Nov 2021	Nov 2022	

SMART4ALL PAE Application Stages



Open Call Statistics (4 open calls)

Applications per call




4 February 2021


www.smart4all-project.eu


356 proposals

Open Call Statistics (4 open calls)

Applications by Country and Vertical







VERTICALS

Application Submission

How to apply?

https://smart4all.fundingbox.com

Find our **Guides & Documents** here: https://smart4all.fundingbox.com

If you cannot find the answer you need in the **FAQ**, you can submit your question(s) through Q&A Space at SMART4ALL online community **Helpdesk**: https://spaces.fundingbox.com/spaces/smart4all-helpdesk or email: helpdesk@smart4all-project.eu

SMART⁴**ALL** Task Forces


Digitized Transport Task Force (DTTF)	Digitized Argriculture Task Force (DAgTF)
Leader: DLR Members: TalTech, PUT	Leader: ATB Members: REZOS BRANDS, FTN
Digitized Environment Task Force (DETF)	Digitized Anything Task Force (DATF)
Leader: S&C Members: PSP, MTU	Leader: BME Members: UPZ, MARGARITA.VTC, UPV

SMEs Task Force (STF): SEEU (Leader), AVN, MAR,

DPN, RP

- The roles of Task Forces are to:
 - ✓ Promote the SMART4ALL vision in each thematic pillar
 - ✓ Build the SMART4ALL ecosystem
 - ✓ Manage the corresponding business generation activities
- Overall: to customize SMART4ALL activities and formulate the MaaS services to each thematic pillar
- Role: to provide feedback to the project from the start-up and SME point of view.

SMART⁴**ALL** Task Force Leaders



SMART⁴**ALL** Marketplace

Marketplace as a Service Concept is one the cornerstones/flagships of Smart4ALL

- What is it? A novel one-stop-smart-shop for experts and non-expert third parties seeking (open-source mainly) ICT technologies
- What is its main target? reduce the development time of an startup /SME/mid-cap that is doing business in one of the four SMART4ALL thematic areas
- Unique selling point: Al based match-making and collaboration activities will be hosted in the MaaS

30 May 2022

Embedded System Design & Applications Laboratory

The MarketPlace SW infrastructure

https://marketplace.smart4all-project.eu



Marketplace

Marketplace follows the microservices paradigm where all the functionality is given as a set of loosely coupled services powered by containerization technology


MaaS includes:

- Open and proprietary cloud services
- Open and proprietary computing and communication platforms
- Open-source tools and middleware frameworks
- Open-source design tools Training (model-based) open course

19

SMART4ALL Tools – Repository

https://marketplace.smart4all-project.eu




Repository

Repository goal:

- Offer multifaceted artefacts (either directly or through links)
- Advertise and promote the entities behind the artefacts
- Increase the self-sustainability of the artefacts and the contributors
- Matchmake the artefacts to the right collaborators and funding opportunities

SMART4ALL Tools – Network

https://marketplace.smart4all-project.eu



Browse through SMART4ALL network by:

- Vertical
- Location
- Name

SMART4ALL Tools – Events

https://marketplace.smart4all-project.eu

Events Mark the date! Events & Happenings




30 May 2022

www.smart4all-project.eu

SMART4ALL Tools – Matchmaking Service






Matchmaking goal:

- Based on filters and keywords suggest suitable candidates from SMART4ALL network
- Offer all the necessary information
- Include at the matchmaking process artefacts
- Use AI to continuously increase accuracy and efficiency
- All types of artefacts are considered when matchmaking is triggered

SMART⁴**ALL Innovation Space** – Marketplace

https://marketplace.smart4all-project.eu/innovation





Innovation Space goal:

- Showcasing SMART4ALL beneficiaries
- Highlighting the innovation points of each experiment
- Outlining the market needs that each SMART4ALL project answers to
- Presenting images, videos and infographics of the completed projects
- Offering inspiring examples of crossborder collaboration and synergies on the 4 SMART4ALL application areas


SMART4ALL Tools – Statistics

- A network of 868 members including 490 SMEs, 14 DIHs, 50 RTOs, 160 Universities, 9 NGOs and 62 LEs across Europe
- In the 4-month period from December 2021-March 2022,
 - the marketplace was used 430 times
 - matchmaking services was used 2000 times
 - stable growth throughout the period
- Currently exploring interconnecting with other Marketplaces to increase impact





Network members and their type & domain



Current Marketplace partners by keyword

30 May 2022 www.smart4all-project.eu 25

SMART⁴**ALL High Performance Computing Center**

SMART4ALL offers to the members of its network/ecosystem, via a state-of-the-art **High Performance Computing Center**, the following bouquet of services:

- Software-as-a-Service (SaaS)
- Hardware-as-a-Service (HaaS)
- Scalable architecture to meet high workloads and provide 24/7 availability
- 24/7 support by technology experts
- High speed network interconnection via GRNET backbone
- Open source software employed from virtualization to application layer

30 May 2022

www.smart4all-project.eu

SMART4ALL **High Performance Computing Center** is hosted
and maintained by



PELOPONNESE



SMART⁴**ALL** Infrastructure

ESDA Lab Data Center

8 Rack Mounted High Performance Servers

Total CPUs: 164

Total Memory: 1.216 GBytes

Type 1 Hypervisors: VMWARE ESXi / Proxmox

Virtualization Technologies

Next Generation Firewalls (HGFW) - Hardware / High Availability Cluster

Double hardware firewalls

Embedded System Design & Applications Laboratory Storage Area Network (SAN) - Fibre Channel (FC @ 16 Gbps) Infrastructure

Capacity: 20 TBytes

Network Attached Storage (NAS @ 1 Gbps) Infrastructure

Capacity: 30 Tbytes





SMART⁴**ALL High Performance Computing Center**

High Performance Embedded FPGAs & High-End GPUs






A cluster of high-performance embedded FPGAs and high-end GPUs will be available and offered through the SaaS frameworks


SMART4ALL Tools – Project Website

https://www.smart4all-project.eu



SMART4ALL Tools – Project Website

https://www.smart4all-project.eu




• Things to avoid when preparing a SMART4ALL Open Call Proposal (pdf, vid)

Webinars & Training (pdf & vid)

- Important information regarding Open Calls
- Useful insights on how to prepare a competitive proposal
- Mistakes and shortcoming to avoid based on reviewers' comments

SMART⁴**ALL** Tools – **Project** Website

https://www.smart4all-project.eu



Success Stories

Application Kit

- Insights of successfully prepared proposals
- Information on how to address the main issues of
 - Excellence
 - Workplan
 - Impact

SMART⁴**ALL** Dissemination Services (1)

- Project and Open Calls dissemination
- Online through SMART4ALL channels/social media

776 members and expanding... join us!

LinkedIn: 731 followers

Twitter: 354 followers

Facebook: 716 followers

YouTube: 50 subscribers

MailChimp: 679 subscribers




SMART4ALL Dissemination Services (2) - Webinars

• International & regional webinars, local satellite events

7 international webinars → 621 registered participants from 34 countries

Webinar statistics per country

SMART4ALL Webinars - Registered participants



30 May 2022

33

SMART4ALL Dissemination Services (3) Collaboration with other initiatives

- SAE Initiative
- DIHnet
- HUBCAP
- 14MS
- HiPEAC:









 4 articles showcasing SMART4ALL-funded Focused Technology Transfer Experiments were featured on 2 issues of the HiPEAC magazine (October 2021 & January 2022)

SMART⁴**ALL** Dissemination Services (4) – Major events


 SMART4ALL 1st Joint workshop with other DIHs and SAE initiatives in the context of MECO2021

- √ 10 european programs
- √ 13 European DIHs
- √80+ participants
- √38 speakers
- √ 10 SMART4ALL-funded success stories
- √ 5 scientific papers on cutting-edge technologies (AI, IoT, cloud etc.)
- √ keynote speech of Dr. Hui Cao, Head of Policy and Strategy of Huawei's EU Office

SMART⁴**ALL** Dissemination Services (5) – Major events

- SMART4ALL special session and pitching event on the 6th SEEDA-CECNSM 2021
- √ 40 attendees from different countries
- √7 PAEs presentations on the special session
- √ 5 PAEs participated on the pitching event
- √ 4 evaluators
- √1 winner

Cross-domain Technology Transfer Experiment



SMART4ALL PITCHING EVENT 24th September 2021












Special highlights and beneficiaries' achievements

• In the context of Neurofeedback VR, a 2nd round KTE, an experimental platform to investigate the effects of the temporal cortex on the cardiovascular system was developed and one of the partners, Metacognis Institute, submitted a patent application to the Intellectual Property Office

in Serbia

SMartY project (1st round FTTE) won the Golden Award on the 2022 IoT Greek Awards in the Maritime/Cargo Handling category for developing a program which utilises cutting edge technologies and cloud computing to provide marina administrators & yachters automated water and electricity consumption end-to-end electronic services.



30 May 2022

www.smart4all-project.eu

GOLD

SparkWorks Ltd. | SAMKY SKE
Seath Mobile on Trades a States
and Trades have installed and Trades
and Trades have installed and Trades and Trades
and Trades a

41

A visualized success story

FUTURE-MD

Capacity building for development of innovative system for prediction of Medical Device performance



Innovation Space • FUTURE-MD



Join now SMART ALL Network!

Join now SMART4ALL Network in South, Eastern and Central Europe by:

- Employing SMART4ALL marketplace: https://smart4all-project.eu/marketplace
- Subscribing to SMART4ALL newsletter: https://smart4all-project.eu/joinus
- Applying to SMART4ALL Open Calls: https://smart4all-project.eu/opencalls-apply-now
- Get all information from SMART4ALL Site: https://www.smart4all-project.eu



SMART⁴**ALL** Social Media

Follow SMART4ALL on:



https://www.linkedin.com/groups/12369183



https://twitter.com/Smart 4All



https://www.facebook.com/SMART4ALL.Project



https://www.youtube.com/channel/UCwmSl9LCl2vNBO-3k75dvJA


... and stay up to date for the latest SMART4ALL news, activities & funding opportunities !

SMART⁴**ALL** Contact persons

Project Coordinator



Prof. Nikolaos VorosUniversity of Peloponnese,
Greece



Central Europe Contact



Prof. Michael Huebner
Brandenburg University of Technology, Germany
huebner@b-tu.de

East Europe Contact



Prof. Tamás Kovácsházy

Budapest University of
Technology and Economics,
Hungary

khazy@mit.bme.hu

Balkan Contacts



Prof. Radovan StojanovicMediterranean Excellence in Computing and Ontology,
Montenegro





Prof. Betim Cico

Metropolitan Tirana
University, Albania

betim.cico@gmail.com

South Europe Contacts



Prof. Fransisco Blanes
Polytechnic University of
Valencia, Spain
pblanes@ai2.upv.es



Mr. George Dimitriou (M.B.A.)

PRAXI Network,

Greece

Admitriou@praxinetwork.gr

Thank you for your attention - Questions?



STUDENT CONTRIBUTIONS

An IoT-enabled Smart Grid: Definitions, Characteristics, Challenges, and Future Directions

Abeer Akkad
Dept. of Computer Science
University of Southampton
Southampton, UK

Gary Wills
Dept. of Computer Science
University of Southampton
Southampton, UK

Abdolbaghi Rezazadeh Dept. of Computer Science University of Southampton Southampton, UK

Abstract—The IoT-enabled Smart Grid (SG) could be viewed as a large Cyber-Physical-System (CPS). The Smart Grid is considered to be part of the vital critical infrastructure for many communities worldwide. Globally, the energy market is considered the biggest market for any country to grow economically and therefore Smart Grids are one of the biggest applications of IoT. The evolution of an Internet of Thingsenabled Smart Grid affords better automation, communication, monitoring, and control of electricity consumption. It is now essential to supply and transmit the data required, to achieve better sensing, more accurate control, wider information communication and sharing, and more rational decisionmaking. However, the rapid growth in connected entities, accompanied by the increased demand for electricity, has resulted in several challenges to be addressed. This research helps better depicts and understand the challenges of Smart Grid implementation. Identifying the challenges is considered a pre-requisite pillar to understanding whether the applied implementation and design approach can be employed to foster the IoT-enabled Smart Grid. To the best of the author's knowledge, no previous study addresses sufficiently and comprehensively the challenges of the IoT-enabled Smart Grid.

Keywords—Smart Grid, Smart energy, IoT, Internet of Things, IoT - enabled Smart Grid, Cyber-Physical-System, CPS.

I. INTRODUCTION

As cities transform into smart cities, it is essential that they have sustainable green energy, and the implementation of the IoT-enabled Smart Grid is considered a way to achieve this goal. According to a study conducted by McKinsey Global Institute, the IoT will have a significant economic contribution from \$3.9 to \$11.1 trillion per year by 2025 (Manyika et al., 2015) influencing (homes, factories, retail environments, offices, worksites, human health, outside environments, cities, and vehicles). The electric utility industry is currently developing an IoT-enabled Smart Grid (SG) which is envisioned as the largest installation of an IoT system, with billions of smart objects and things, such as smart meters, smart appliances, and other sensors (Reka and Dragicevic, 2018)(Reka and Dragicevic, 2018). This huge number of connected devices besides the increasing demand for electric energy results in many significant challenges that may face the Smart Grid. Although the Smart Grid could address the drawbacks of the traditional power system, it also contained some challenges of security, big data processing, cost,

centralization, scalability, interoperability, heterogeneity, and latency. This research discusses the existent challenges of the IoT-enabled Smart Grid which could help practitioners and engineers in the energy sector for better implementation of the IoT-enabled Smart Grid.

This paper is organised as follows: Section II defines the Smart Grid, its importance, characteristics, and components. Then, it describes the link between IoT modules and Smart Grid. In section III the challenges of the IoT-enabled Smart Grid are investigated. Section IV looks at the future work directions in the context of IoT and Smart Grid. Then, the work is concluded in section V.

II. BACKGROUND

This part of the paper offers an overview of the IoT-enabled Smart Grid definitions, characteristics, components, as well as its benefits. Moreover, the role of IoT in the Smart Grid is explained.

A. Definition of Smart Grid

The many definitions of SG vary between organisations and studies, as shown in Table 2-1, and there is no agreement; however, the common concept is that SG revolves around an information communication infrastructure. For instance, in the definition by the largest standardisation authority, IEEE, the SG describes a new age of electricity that features the use of ICT in the generation, delivery, and consumption of electricity and the electric system (IEEE, 2018). Likewise, the viewpoint of the Ontario Independent Electricity System Operator (IESO), the leader in SG, is that it involves the use of ICT in optimising all power system operations for the benefit of the consumer and the environment (Singer, 2009). Both definitions focus on the SG component, which is specifically the communication infrastructure, whereas others focus on the outcomes that benefit from SG. For instance, the Energy Independence and Security Act of 2007 (EISA, 2007) produced the first official definition of SG (US Public Law, 2007; Al Khuffash, 2018), as given in a report to the US Congress: "The modernization of the Nation's electricity transmission and distribution system to maintain a reliable and secure electricity infrastructure that can meet future demand growth and to achieve a set of requirements that together characterize the SG" (US Public Law, 2007; U.S. Department of energy, 2018). It is worth pointing out that this definition describes SG from the perspective of its benefits. Within the IEEE and EISA definitions, SG domains are prominent, including electricity generation, transmission, distribution, and consumption (US Public Law, 2007; IEEE, 2018).

In the context of information technologies, other definitions focused on how information could be transferred through the SG. The bi-directional flow has given rise to the term "prosumers" in SG (Dalipi and Yayilgan, 2016), meaning customers who generate energy for the grid, as stressed by the European Union's viewpoint as well as the UK Institution of Engineering and Technology (IET, 2013), also shown in Table 2-1. The IET's definition of SG is based on that of the ETP (IET, 2013). From an environmental perspective, both Singer (2009) and the Electric Power Research Institute (2005) mention green energy and the environmental impact of SG in their definitions as the most important advantages of SG due to their contribution to a reduction in the CO₂ footprint (EPRI, 2005; Singer, 2009).

From the above, the SG can be defined as the integration of ICT into the existing electrical network, consisting of renewable sources and involving its multiple domains (generation, transmission, distribution, and consumption) in the efficient automation and real-time demand management of a reliable, sustainable, bi-directional, and economic green electrical energy.

Table 1. A summary of some Smart Grid definitions.

Organisation	Definition
IEEE	Smart Grid describes a new age of electricity that features the use of Communications and Information Technology (CIT) in the generation, delivery, and consumption of the electrical system. (IEEE, 2018)
DOE/EISA (US Dept of Energy)	The modernization of the Nation's electricity transmission and distribution system to maintain a reliable and secure electricity infrastructure that can meet future demand growth and to achieve a set of requirements that together characterize a Smart Grid. (U.S. Department of energy, 2018)
IESO (Independent Electricity System Operator)	Smart Grid is the employment of ICT in optimizing all power system operations for the benefit of the consumer and the environment. (Singer, 2009)
ETP	Smart Grid is developed by the European Technology Platform, and it

(European Union)	means the smart integration of all operations from the connected producer, consumers, and prosumers to supply sustainable, and secure power energy. (ETP, 2006)
EPRI (Electric Power Research Institute)	A Smart Grid is one that incorporates information and communications technology into every aspect of electricity generation, delivery, and consumption in order to minimize environmental impact, enhance markets, improve reliability and service, reduce costs, and improve efficiency. (EPRI, 2005)

There are two flows in the IoT-enabled Smart Grid:

- Electricity flow is the classic flow in a conventional electrical grid from generating stations to consumers, while in SG this flow is bi-directional (Bekara, 2014).
- Information flow is a bi-directional flow between utilities and all components of the SG, including smart meters, sensors, actuators, smart appliances, and electric vehicles. Consequently, this flow is a real-time Big Data flow, owing to the increase in the number of connected devices on the SG (Bekara, 2014).

B. Why IoT-enabled Smart Grid?

Decarbonisation has become a goal worldwide for all countries, to address climate change and limit global warming by reducing CO₂ emissions (Colak, 2016; Reka and Dragicevic, 2018). Over time, the exponential growth of demand and the variety of loads have become a burden on the electricity grid (Al Khuffash, 2018). For instance, electric vehicles require charging, and the United Kingdom is investing £30 million in supporting this charging infrastructure (Jenkins *et al.*, 2015). Consequently, there is a strong probability that the grid will be overwhelmed by increasing demand for electricity. Then, costs will rise due to operational expense and latency (Al Khuffash, 2018). Thus, Colak (2016) emphasised that the rapid growth in demand for electricity, and the variety of loads, must be managed and planned efficiently to secure cost containment or reduction.

In addition, transmission and distribution lines experience both losses and unauthorised consumption (Colak, 2016; Al Khuffash, 2018), so inevitably there has arisen a need to be smarter with the electricity grid to manage and monitor consumption effectively and to ensure power availability. The electricity supply could be managed efficiently by increased standardisation of the information system between utilities and consumers in the SG (DeBlasio and Tom, 2008; Sortomme *et al.*, 2011; Colak, 2016). In a SG, more monitoring and control could regulate power generation to respond to demand. By contrast, in a conventional power grid, the traditional meter readings provide insufficient information on grid conditions and consumption, with no real-time energy information (Al Khuffash, 2018).

Consequently, consumers have no data on their usage, which, in turn, leads to rising costs. In addition, the centralised architecture of the conventional grid may represent a burden on its productivity. Therefore, the SG is considered to have the potential to solve the drawbacks of the old infrastructure on a conventional grid (Ghasempour, 2016).

Both Ghasempour (2019) and Al Khuffash (2018) argued that SG is essential to enable and integrate all the renewable energy sources in the system, such as solar, hydro, and wind. The SG can both handle the variability, and counterbalance the constant fluctuations in wind and solar.

From the above, the reasons why cities need an IoT-enabled SG can be summarised as: the SG ensures controllable automation, the integration of renewables, sustainable green energy solutions, and real-time awareness (IET, 2013; Colak, 2016; Kaur and Kalra, 2016). As a result, the development of the SG is looked on as the infrastructure to overcome the challenges of rising carbon emissions, rapid growth in demand, overloading, latency, transmission losses and outage, real-time information inadequacy, a centralised old architecture, and integrating the multiple forms of green energy.

C. IoT-enabled SG Characteristics

The following 10 points characterise the IoT-enabled SG. This step will contribute to developing a proper model by assuring the functionality need to be accomplished in each characteristic. The characteristics issued by NIST and commonly used in the sector (NIST, 2014; U.S. Department of energy, 2018):

- 1. To increase the usage of ICT to enhance the reliability and efficiency of the power grid.
- 2. To optimise the operations and resources of the grid, with full cybersecurity.
- 3. To integrate distributed resources and generation, such as those of renewable resources.
- 4. To incorporate the demand response, demand-side resources, and energy-efficiency resources.
- 5. To deploy smart technologies such as real-time, automated, interactive technologies that improve the physical operation of appliances and consumer devices for metering, communicating, and reporting grid status.
- 6. To integrate smart appliances and consumer devices.
- 7. To integrate the advanced electricity storage and peak sharing technologies, including plug-in electric and hybrid electric vehicles and thermal-storage air conditioning.
- 8. To provide timely information and control services to consumers.
- 9. To standardise the communication and interoperability of appliances and devices connected to the power grid with the grid's infrastructure.
- 10. To reduce unnecessary obstacles to the adoption of SG technologies, practices, and services.

D. IoT Modules and SG

This section presents the background of the Internet of things (IoT) and IoT devices. To address the research goals, it discusses the main IoT modules of IoT devices. IEEE defines IoT as the integration of things, which are equipped with sensors, via the internet. The ITU Telecommunication Standardisation Sector (ITU-T) considers the IoT system as an infrastructure for information systems that connect physical and virtual entities. Cisco (2013) gave a definition for IoT as 'the Internet of Everything', with the ability to gather people, data, and things to construct a network capable of exchanging information (Cisco, 2013). Hewlett-Packard states that IoT is a system in which every object is connected to the internet. Shakerighadi et al. (2018) defined IoT as infrastructure, including sensors, communication systems, information systems, and objects connected to the internet, which are essentially standardised.

According to Rathke and Sassone (2010), an IoT device consists of the five main modules, shown in Figure 2-2: (1) a sensing module, (2) a processing module, (3) an actuation module, (4) a communication module, and (5) an energy module. These are supported by storage and applications.




Figure 1: Main modules of an IoT device (Rathke & Sassone, 2010)

Mugunthan and Vijayakumar (2019) supported the claim that IoT technologies have afforded SG with the cloud, 5G, mobile wireless networks, application programming interfaces (APIs), machine learning, AI, predictive analytics, and Big Data management.

In SG, in the context of IoT, each device is connected to the internet. To facilitate communicating information and receiving control commands via the internet protocols, each must have a unique IP address (Al-Ali and Aburukba, 2015; Saleem *et al.*, 2019). Under the IP addressing schemas, IoT can offer **monitoring and control capabilities** for SG, as discussed by Kaur and Kalra (2016). This monitoring aspect can cover the generation plan, distribution, storage, and consumption to achieve efficiency management, demand management, renewable energy needed measurement, and CO₂ emissions administration. Therefore, IoT devices contribute to the reduction of wasted energy and the accurate estimation of required energy.

Further, those devices exchange data in bi-directional flow via the SG communication layer, using several communication protocols, such as Wi-Fi, Zigbee, WiMax, LET, and GPRS. IoT standardises communication, reducing the number of these protocols relating to the SG components

(Al-Ali and Aburukba, 2015). Both Saleem et al. (2019), and Al-Ali and Aburukba (2015), emphasised that IoT technologies enable SG to **communicate** across all its multiple subsystems of generation, transmission, distribution, and consumption. Al-Ali and Aburukba (2015) stated that each device can exchange data and commands from the control centres and utilities.

Both Kaur and Kalra (2016) and Al-Ali and Aburukba (2015) suggested that all objects in a SG can be represented as IoT devices distributed throughout the residential network, substations, and utilities. For instance, these devices could be:

- Smart home appliances with electric vehicle charging
- Substation devices (smart meters, actuators, circuit breakers, transformers, switches, routers, concentrators, voltage regulators, capacitors, or cameras)
- Renewable energy sources
- Utility and control data centres (servers or testing devices)

The conventional power grid relies on SCADA systems, which are built with a centralised architecture (Yang, 2019). Utilising IoT in such systems will increase their scalability, efficiency, and availability; however, there are serious risks. Similar to devices, on the control centre side, SCADA has its own IP address. Classical SCADA systems are renowned for having no proper security controls, in part because they were never designed to be open to the internet. With the integration of complex new architectures such as IoT, therefore, in deploying SCADA systems on the internet, security is an issue (Sajid *et al.*, 2016), especially since several types of malware have recently targeted SCADA systems owing to this lack of built-in security (Pour *et al.*, 2017; Kimani *et al.*, 2019). Centralisation and security issues are discussed in the challenges section.




Figure II-2: SG and IoT

In short, SG is considered as one of the biggest applications of IoT (Bekara, 2014; Reka and Dragicevic, 2018; Al-Turjman and Abujubbeh, 2019), as shown in Figure 2-3. In other words, IoT technology is subsumed under the wider umbrella of SG. However, many studies considered IoT as a technology separate from the Smart Grid. From the cyber-physical systems point of view, this research considers IoT as part of the SG itself, enabling all those features that are discussed here.

According to the IoT Security Foundation (IoTSF, 2020), the term Consumer IoT (CIoT) concerns consumer usage, while Industrial IoT (IIoT) is about industrial purposes, including manufacturing, supply chains, monitoring, and controlling.

Consumer IoT and Industrial IoT are discussed from the security viewpoint in the next section.

E. Smart Grid components

By combining the views of the US DOE (2018), Al Khuffash (2018), and Bekara (2014), it can be seen that SG comprises two major elements: smart devices and Advanced Metering Infrastructure (AMI) (Bekara, 2014; Al Khuffash, 2018), although some studies consider smart meters to be a part of AMI (Mohassel *et al.*, 2014; Mrabet *et al.*, 2018).

1) Smart Devices

represent the physical infrastructure of the SG and include smart meters, smart appliances, sensors, phasors, measuring units, and circuit breakers. Smart meters are digital meters consisting of a microprocessor and local memory, and they represent the fundamental blocks with which to build a SG (Rahman, 2009). They measure and collect energy consumption data with a timestamp, which is crucial to delivering electricity in a reliable manner. Also, on the utility side, smart meters transmit data in real-time to the AMI. The smart meters are installed on the consumer side and at other locations around the SG, and report information annually, monthly, daily, hourly, or even each second, for the purpose of management and control. Smart meters record other information, such as voltage and current for both consumers and utilities, due to their two-way capability. From the consumers' perspective, smart meters raise consumption consciousness by informing them of their average usage, advising them of peak demand times, and alerting them when a specific usage limit is reached. Therefore, smart meters can contribute to an energy-efficient economy and energy conservation to manage the rapid growth in demand (Bekara, 2014; Al Khuffash, 2018; Ghasempour, 2019).

From the utility perspective, smart meters enable monitoring and the detection of power theft. They provide failure/shortage notifications, as well as real-time overviews on grid status to support decision-making on electricity generation, distribution, load balancing, and scheduling. Moreover, they assure a swift response to any controlling commands, including shortage management, software upgrade, on/off turns, and pricing systems. They enhance the planning process by capturing the information so that, with sophisticated analysis, utilities can predict future usage and demand patterns (Flick and Morehouse, 2011; Bekara, 2014; Al Khuffash, 2018; Ghasempour, 2019).

2) Advanced Metering Infrastructure (AMI)

like a smart device, enables two-way communication between smart meters and utilities. Before the AMI, automatic meter readings (AMR) allowed only unidirectional communication, from smart meters to utilities (Ghasempour, 2019; Martins *et al.*, 2019). AMI collects, analyses, measures, and stores the energy data sent by the consumer's smart meter to the utility's information management systems. The AMI transmits requests, command signals, notifications, recommendations, pricing information, and software updates from the utilities back to the consumer's smart meter (Bekara,

2014; Mohassel *et al.*, 2014; Al Khuffash, 2018; Ghasempour, 2019). It consists of three elements: (i) a smart meter; (ii) the AMI headend; and (iii) concentrators or collectors.

On the utility side, the **AMI headend** is an AMI server that includes meter data management system (MDMS). The communication with the smart meters is established using communication protocols such as Zigbee and Z-wave (Mrabet *et al.*, 2018).

3) Communications network

The communications network aims to enable data sharing and exchange between IoT smart devices and the utility side (U.S. Department of energy, 2018). It includes the network itself and transmission and distribution devices such as switches, voltage regulators, capacitors, and transformers (PTI, 2011; Al Khuffash, 2018). The network collects information from smart meters and transmission and distribution devices to aid in diagnosing and monitoring network status, thereby providing supply distribution (Gungor et al., 2010). The communication network is standardised by IoT to reduce the number of protocols that have to be used to communicate. Al-Ali and Aburukba (2015) proposed the 6LowPAN communication protocol as the backbone of the IoT communication layer in SG. SG employs ICT with a centralised architecture (Al-Omar et al., 2012; Al-Ali and Aburukba, 2015; Yang, 2019). According to the DOE (2018), ICT is what makes the grid smart. As a CPS, SG uses ICT to monitor, manage, and control its processes and physical assets, including substations, transformers, circuit breakers, smart meters, and cables (Khan et al., 2017). Thus, ICT is the most important characteristic of a SG, and it is the key factor in designing IoT systems.

4) The supervisory control and data acquisition system (SCADA)

SCADA is the central system that controls the power grid. SCADA is situated on the control centre side, and is composed of three elements (Mrabet *et al.*, 2018):

- Remote terminal unit (RTU): a device consisting of three elements used, respectively, for data acquisition, instruction execution for the Master Terminal Unit (MTU), and communication.
- Master terminal unit (MTU): a device that controls the RTU.
- Human-Machine Interface (HMI): a graphic interface for the SCADA system.

5) Information systems

Information systems are essential for processing, computing, analysing, and accessing the data collected from digital devices in the SG. Information systems of SG can be classified into the following systems (U.S. Department of energy, 2018), according to their location (Wang *et al.*, 2019):

• On the generation side, such as Supervisory Information System (SIS) and Demand Response Management (DRM).

- On the transmission side, such as Energy Management System (EMS), Electricity Operation System, and Decision-Making System.
- On the distribution side, such as Data Management System (DMS).
- On the Utility side, such as Customer Information System (CIS).
- On the SCADA side, such as Substations Automation System (SAS).

III. CHALLENGES IN THE IOT- ENABLED SMART GRID

As such, before implementing IoT-enabled Smart Grid, it is vital to research potential challenges and risks that could be faced. Many researchers have considered Smart Grids as the largest part of an IoT framework with billions of smart objects and entities. Therefore, this section is giving a subset of challenges that filter the challenges of IoT infrastructure with the ones that apply to SG. The challenges that are inherent in the use of IoT.

As a result of the growth in the number of objects connected in the SG, Big Data processing becomes an issue (Sagiroglu et al., 2017). AMI in the SG produces Big Data that needs to be handled, stored, and analysed efficiently (Shakerighadi et al., 2018). Smart metering and ICT deployment lead to generating big energy data in terms of volume, velocity, and variety (Hu and Vasilakos, 2016). These data can be exploited to obtain insight, make decisions, predict future consumption patterns, and the required distribution of power supplies (Shakerighadi et al., 2018; Ghasempour, 2019). With sophisticated data analytics, superior monitoring and control can be achieved by the SG. In this context, Big Data could consume huge amounts of energy and other resources when information is collected, transferred, and handled by IoT devices. The SG should thus be designed to deal with the collection of Big Data (Ghasempour, 2019).

The internet is used in SGs for monitoring and control purposes, exposing to attack the information from sensors, smart meters, and other smart devices. Any tampering with the data collected in and from smart meters may cause serious financial loss. Thus, the SG's exposure to the internet could make it vulnerable, rendering its **security** another challenge (Bekara, 2014; Arasteh *et al.*, 2016; Risteska Stojkoska and Trivodaliev, 2017; Ghasempour, 2019).

Ghasempour (2019) and Mahmood et al. (2016) held the view that the implementation of SG should consider the **constrained nature of IoT devices** in computation power and storage capabilities. This, in turn, requires proper security algorithms to meet the limited ability of the IoT devices, so that they are capable of running them (Ghasempour, 2019).




Figure 3. IOT - enabled Smart Grid challenges

The SG is considered one of the biggest applications of IoT, thus security is the greatest challenge that it faces, inherent in the use of IoT devices, as there are many security concerns around IoT technologies. As a cyber-physical system, it is argued that security represents a serious challenge for IoT-enabled SG. All studies are similarly concerned about the SG's security (Arasteh et al., 2016; Risteska Stojkoska and Trivodaliev, 2017; Bedi et al., 2018; Reka and Dragicevic, 2018; Shakerighadi et al., 2018; Ganguly et al., 2019; Kimani et al., 2019). As argued by Ghasempour (2019), an attacker could extract private information about prosumers and their consumption. Data values in smart meters could be manipulated. Trust management and social factors between parties such as consumers, substations, and utility companies could be violated through IoT devices, so the SG's confidentiality, integrity, and reliability could be affected negatively. As a consequence, the CIA triad of security may be compromised. The mobile nature of IoT devices in SG, such as electric vehicles, and connection stability, are major issues in SG security (Bekara, 2014; Shakerighadi et al., 2018; Mugunthan and Vijayakumar, 2019). Specifically, this involves the identification of IoT devices over the internet, which allows identity spoofing attacks to hack the SG.

Shakerighadi et al. (2018) suggest that supplying sensors with energy may pose a challenge in terms of **cost**. The situation is complicated by the bi-directional flow of data, capacity and bandwidth limitations, smart meter constraints, and the long-distance transmission of data. Costs can be assigned to smart devices, software, staff training, regulations, and managing customer acceptance of smart meters (Bekara, 2014; Shakerighadi *et al.*, 2018; Connor and Fitch-Roy, 2019). From a performance point of view, the SG collects Big Data on a real-time basis from a variety of devices, presenting a significant challenge, since real-time analysis is computationally expensive, and this needs to be

taken into consideration, as discussed by Shakerighadi et al. (2018) and Bekara (2014). One explanation is that electricity varies in current, voltage, and frequency; consequently, power fluctuations may cause a power overload or shortage. Similarly, the **centralised** architecture of the SG is a challenge to performance, causing a single point of failure in a power system (Atlam and Wills, 2019). If the node processing the information is attacked and thus unavailable, the whole power system becomes unavailable; however, a decentralised architecture may support power distribution and enhance the system's bandwidth (Al Khuffash, 2018).

An increase in connected smart devices, with their constrained nature, leads to another challenge, that is scalability, which causes a bottleneck in SG. Multiple requests may not be processed synchronously, thus increased communication latency could occur and a noticeable delay in serving consumers could be experienced (Mahmood et al., 2016). Since the SG is used to connect many cities in a country, there is a need for a scalable system (Bekara, 2014). Scalability is the adaptability of the SG to expand incrementally, aiming to meet the prospective future rapid growth in electricity demand and to assure clustering and load balancing techniques (Bekara, 2014; Al-Turjman and Abujubbeh, 2019). Al-Turjman and Abujubbeh (2019) considered that scalability plays an essential role in enhancing the power grid's reliability and quality since it affects the availability of this vital asset. Thus, scalability affects security. Furthermore, SG consists of devices from various vendors, applications, services, protocols, and communication stacks, introducing heterogeneity and complexity challenges (Bekara, 2014; Arasteh et al., 2016; Bedi et al., 2018). The SG comprises subsystems of power systems, control systems, and communication systems. Furthermore, integrating these subsystems involves issues of information management that need to be considered, since the SG system is a system of systems (Shakerighadi et al., 2018).

From a communication point of view, the challenge of **interoperability** relates to heterogeneity. SG exchanges information among many IoT devices and gateways of varying specifications. By combining the views of Bekara (2014), Risteska Stojkoska and Trivodaliev (2017), Shakerighadi et al. (2018), and Ghasempour (2019), it can be seen that interoperability may be attributed to the heterogeneity of protocols and communication stack, as discussed above. There are many separate standards for IoT devices with no unified standardisation efforts in the SG, causing interoperability issues for IoT devices (Ghasempour, 2019). For example, legacy systems cannot communicate with IP-based systems in the SG due to the lack of support for some protocols, such as TCP/IP (Bekara, 2014; Risteska Stojkoska and Trivodaliev, 2017; Shakerighadi *et al.*, 2018).

From the above, it can be concluded that the security of the SG system is affected by issues of heterogeneity, complexity, interoperability, and constrained devices. Furthermore, it is argued that centralisation may affect the availability of the system. Therefore, it is significant to remember each of these challenges alongside the others in SG implementation: for example, to maintain security it is important to consider correlated aspects.

IV. FUTURE DIRECTIONS

According to the challenges of Smart Grid that are identified in the last section, a list of Smart Grid requirements could be listed. As described above, it is argued that automation systems such as SCADA were designed without any regard for security (F. A. Aloul, 2012). Moreover, Modbus, which exchanges SCADA information to control industrial processes, was not intended for critical security environments such as SG (F. A. Aloul, 2012). Thus, securing the information system in SG must be assigned the highest priority, since power assets represent critical national infrastructure that may attract terrorists and state actors. Any damage, such as security attacks on the power grid, could cause chaos across whole cities. Electric Power Research Institute (ERPI) reported security is the main concern in IoTenabled SG worldwide. Compromising the security of smart meters will mislead estimations, and an incorrect consumption estimation would lead to large financial losses (Mahmood, Ashraf Chaudhry, Naqvi, Shon, & Farooq Ahmad, 2016). Security is also important to protect the privacy of consumers and the utility.

Threat modelling is the process of analysis that allows security experts to discover the potential vulnerabilities to be addressed (Swiderski & Snyder, 2004). Threat modelling for an IoT-enabled SG during system design identifies the necessary controls and countermeasures (Khan et al., 2017): potential attacks need to be identified at the system design stage by the security designer, not the attacker (Myagmar et al., 2005).

In developing a threat model, security designers are concerned with defining threats (Myagmar et al., 2005).

Security requirements can be mapped to threats to show the effect of each threat and the required security criteria of the system. It is argued that security requirements for the system can be defined clearly once the threats are identified.

V. CONCLUSION

In this paper, the link between IoT modules and the Smart Grid is highlighted. Firstly, a comprehensive overview is given of IoT-enabled Smart Grid. Then, the challenges of the IoT- enabled Smart Grid are discussed which will help in directing future research. Finally, further threat analysis will be undertaken in future work to identify the controls required to build a secure information system for the IoT -enabled Smart Grid. This research could serve and direct the research objectives in the future.

VI. ACKNOWLEDGEMENTS

I sincerely acknowledge the awards of the King Abdulaziz University scholarship and the Saudi Arabian Cultural Bureau in London (SACB) for allowing the research to be funded and undertaken.

REFERENCES

- Al-Ali, A.R. and Aburukba, R. (2015) 'Advanced role of internet of things in the smart grid technology', Journal of Computer and Communications, pp. 229–233. doi:http://dx.doi.org/10.4236/jcc.2015.35029 Role.
- Al-Omar, B., Al-Ali, A.R., Ahmed, R. and Landolsi, T. (2012) 'The Role of Information and Communication Technologies in', Journal of Emerging Trends in Computing and Information Sciences, 3(5), pp. 707–716.
- Al-Turjman, F. and Abujubbeh, M. (2019) 'IoT-enabled smart grid via SM: An overview', Future Generation Computer Systems, 96, pp. 579–590. doi:10.1016/j.future.2019.02.012.
- Arasteh, H., Hosseinnezhad, V., Loia, V., Tommasetti, A., Troisi, O., Shafie-Khah, M. and Siano, P. (2016) 'Iot-based smart cities: A survey', EEEIC 2016 International Conference on Environment and Electrical Engineering, pp. 1–6. doi:10.1109/EEEIC.2016.7555867.
- Atlam, H.F. and Wills, G.B. (2019) Technical aspects of blockchain and IoT.

 1st edn, Advances in Computers. 1st edn. Elsevier Inc.
 doi:10.1016/bs.adcom.2018.10.006.
- Banerjee, M., Lee, J. and Choo, K.K.R. (2018) 'A blockchain future for internet of things security: a position paper', Digital Communications and Networks, 4(3), pp. 149–160. doi:10.1016/j.dcan.2017.10.006.
- Bedi, G., Venayagamoorthy, G.K., Singh, R., Brooks, R.R. and Wang, K.C. (2018) 'Review of Internet of Things (IoT) in Electric Power and Energy Systems', IEEE Internet of Things Journal, 5(2), pp. 847–870. doi:10.1109/JIOT.2018.2802704.
- Bekara, C. (2014) 'Security issues and challenges for the IoT-based smart grid', Procedia Computer Science, 34, pp. 532–537. doi:10.1016/j.procs.2014.07.064.
- Cisco (2013) The Internet of Everything Global Public Sector Economic Analysis. Available at:

- https://www.cisco.com/c/dam/en_us/about/business-insights/docs/ioe-value-at-stake-public-sector-analysis-faq.pdf (Accessed: 26 January 2020).
- Colak, I. (2016) 'Introduction to smart grid', 2016 International Smart Grid Workshop and Certificate Program, ISGWCP 2016, pp. 1–5. doi:10.1109/ISGWCP.2016.7548265.
- Connor, P. and Fitch-Roy, O. (2019) The Socio-Economic Challenges of Smart Grids, Pathways to a Smarter Power System. Elsevier Ltd. doi:10.1016/B978-0-08-102592-5.00014-4.
- Dalipi, F. and Yayilgan, S.Y. (2016) 'Security and privacy considerations for IoT application on smart grids: Survey and research challenges', Proceedings - 2016 4th International Conference on Future Internet of Things and Cloud Workshops, W-FiCloud 2016, pp. 63–68. doi:10.1109/W-FiCloud.2016.28.
- DeBlasio, R. and Tom, C. (2008) 'Standards for the smart grid', 2008 IEEE Energy 2030 Conference, ENERGY 2008, (November), pp. 1–7. doi:10.1109/ENERGY.2008.4780988.
- EPRI (2005) EPRI | SmartGrid Resource Center. Available at: https://smartgrid.epri.com/ (Accessed: 7 January 2020).
- ETP (2006) Smart Grids European Technology Platform-EARPA. Available at: https://www.earpa.eu/earpa/39/etp_smartgrids.html.
- Flick, T. and Morehouse, J. (2011) 'Threats and Impacts: Consumers', pp. 19–33. doi:10.1016/B978-1-59749-570-7.00002-9.
- Ganguly, P., Nasipuri, M. and Dutta, S. (2019) 'Challenges of the Existing Security Measures Deployed in the Smart Grid Framework', Proceedings of 2019 the 7th International Conference on Smart Energy Grid Engineering, SEGE 2019, pp. 1–5. doi:10.1109/SEGE.2019.8859917.
- Ghasempour, A. (2016) 'Optimized Advanced Metering Infrastructure Architecture of Smart Grid based on Total Cost, Energy, and Delay', 2016 IEEE Power & Energy Society Innovative Smart Grid Technologies Conference (ISGT), pp. 1–6. doi:10.1109/ISGT.2016.7781250.
- Ghasempour, A. (2019) 'Internet of things in smart grid: Architecture, applications, services, key technologies, and challenges', Inventions, 4(1). doi:10.3390/inventions4010022.
- Gungor, V.C., Lu, B., Member, S., Hancke, G.P. and Member, S. (2010) 'Opportunities and Challenges of Wireless Sensor Networks in Smart Grid', 57(10), pp. 3557–3564.
- Hu, J. and Vasilakos, A. V. (2016) 'Energy Big Data Analytics and Security: Challenges and Opportunities', IEEE Transactions on Smart Grid, 7(5), pp. 2423–2436. doi:10.1109/TSG.2016.2563461.
- IEEE (2018) About IEEE Smart Grid. Available at: https://smartgrid.ieee.org/about-ieee-smart-grid (Accessed: 4 December 2019)
- IET (2013) What is a Smart Grid?
- IoTSF (2020) Best Practice Guidelines 2 IoT Security Foundation. Available at: https://www.iotsecurityfoundation.org/best-practice-guidelines/ (Accessed: 23 July 2020).
- Jenkins, N., Long, C. and Wu, J. (2015) 'Smart Grid Review An Overview of the Smart Grid in Great Britain', Engineering, 1(4), pp. 413–421. doi:10.15302/J-ENG-2015112.
- Kaur, M. and Kalra, S. (2016) 'A Review on IOT Based Smart Grid', International Journal of Energy, Information and Communications, 7(3),

- pp. 11-22. doi:10.14257/ijeic.2016.7.3.02.
- Khan, R., Mclaughlin, K., Laverty, D. and Sezer, S. (2017) 'STRIDE-based Threat Modeling for Cyber-Physical Systems', pp. 0–5.
- Al Khuffash, K. (2018) Smart grids—Overview and background information, Application of Smart Grid Technologies. Elsevier Inc. doi:10.1016/b978-0-12-803128-5.00001-5.
- Kimani, K., Oduol, V. and Langat, K. (2019) 'Cyber security challenges for IoT-based smart grid networks', International Journal of Critical Infrastructure Protection, 25, pp. 36–49. doi:10.1016/j.ijcip.2019.01.001.
- Mahmood, K., Ashraf Chaudhry, S., Naqvi, H., Shon, T. and Farooq Ahmad, H. (2016) 'A lightweight message authentication scheme for Smart Grid communications in power sector', Computers and Electrical Engineering, 52, pp. 114–124. doi:10.1016/j.compeleceng.2016.02.017.
- Manyika, J., Chui, M., Bisson, P., Woetzel, J., Dobbs, R., Bughin, J. and Aharon, D. (2015) Unlocking the potential of the Internet of Things | McKinsey & Dompany, McKinsey.
- Martins, J.F., Pronto, A.G., Delgado-Gomes, V. and Sanduleac, M. (2019) 'Smart Meters and Advanced Metering Infrastructure', in Pathways to a Smarter Power System, pp. 89–114. doi:10.1016/b978-0-08-102592-5.00004-1.
- Mohassel, R.R., Fung, A., Mohammadi, F. and Raahemifar, K. (2014) 'A survey on Advanced Metering Infrastructure', International Journal of Electrical Power and Energy Systems, 63, pp. 473–484. doi:10.1016/j.ijepes.2014.06.025.
- Mollah, M.B., Zhao, J., Niyato, D., Lam, K.-Y., Zhang, X., Ghias, A.M.Y.M., Koh, L.H. and Yang, L. (2020) 'Blockchain for Future Smart Grid: A Comprehensive Survey', IEEE Internet of Things Journal, X(vi), pp. 1–1. doi:10.1109/jiot.2020.2993601.
- Mrabet, Z. El, Kaabouch, N., Ghazi, Hassan El and Ghazi, Hamid El (2018) 'Cyber-security in smart grid: Survey and challenges', Computers and Electrical Engineering, 67, pp. 469–482. doi:10.1016/j.compeleceng.2018.01.015.
- Mugunthan, S.R. and Vijayakumar, D.T. (2019) 'REVIEW ON IOT BASED SMART GRID ARCHITECTURE IMPLEMENTATIONS', 01(01), pp. 12–20
- NIST (2014) NIST Special Publication 1108R3 NIST Framework and Roadmap for Smart Grid Interoperability Standards, Release 3.0, NIST Special Publication. doi:10.6028/NIST.SP.1108r3.
- Pour, M.M., Anzalchi, A. and Sarwat, A. (2017) 'A review on cyber security issues and mitigation methods in smart grid systems', Conference Proceedings IEEE SOUTHEASTCON, pp. 17–20. doi:10.1109/SECON.2017.7925278.
- PTI (2011) Smart Grid 101 for Local Governments.
- Rahman, S. (2009) 'Smart grid expectations: What will make it a reality', IEEE Power and Energy Magazine, 7(5). doi:10.1109/MPE.2009.933415.
- Reka, S.S. and Dragicevic, T. (2018) 'Future e ff ectual role of energy delivery: A comprehensive review of Internet of Things and smart grid', Renewable and Sustainable Energy Reviews, 91(April), pp. 90–108. doi:10.1016/j.rser.2018.03.089.
- Risteska Stojkoska, B.L. and Trivodaliev, K. V. (2017) 'A review of Internet of Things for smart home: Challenges and solutions', Journal of Cleaner Production, 140, pp. 1454–1464. doi:10.1016/j.jclepro.2016.10.006.

- Sagiroglu, S., Terzi, R., Canbay, Y. and Colak, I. (2017) 'Big data issues in smart grid systems', 2016 IEEE International Conference on Renewable Energy Research and Applications, ICRERA 2016, 5, pp. 1007–1012. doi:10.1109/ICRERA.2016.7884486.
- Sajid, A., Abbas, H. and Saleem, K. (2016) 'Cloud-Assisted IoT-Based SCADA Systems Security: A Review of the State of the Art and Future Challenges', IEEE Access, 4, pp. 1375–1384. doi:10.1109/ACCESS.2016.2549047.
- Saleem, Y., Crespi, N., Rehmani, M.H. and Copeland, R. (2019) 'Internet of Things-Aided Smart Grid: Technologies, Architectures, Applications, Prototypes, and Future Research Directions', IEEE Access, 7, pp. 62962– 63003. doi:10.1109/ACCESS.2019.2913984.
- Shakerighadi, B., Anvari-Moghaddam, A., Vasquez, J.C. and Guerrero, J.M. (2018) 'Internet of things for modern energy systems: State-of-the-art, challenges, and open issues', Energies, 11(5). doi:10.3390/en11051252.
- Singer, J. (2009) Enabling Tomorrow's Electricity System: Report of the Ontario Smart Grid Forum.

- Sortomme, E., Hindi, M.M., MacPherson, S.D.J. and Venkata, S.S. (2011) 'Coordinated charging of plug-in hybrid electric vehicles to minimize distribution system losses', IEEE Transactions on Smart Grid, 2(1), pp. 186–193. doi:10.1109/TSG.2010.2090913.
- U.S. Department of energy (2018) Smart Grid System Report: 2018 Report to Congress.
- US Public Law (2007) Energy independence and security act of 2007, US Government Printing Office.
- Wang, Q., Tai, W., Tang, Y. and Ni, M. (2019) 'Review of the false data injection attack against the cyber-physical power system', IET Cyber-Physical Systems: Theory and Applications, 4(2), pp. 101–107. doi:10.1049/iet-cps.2018.5022.
- Yang, Q. (2019) 'Internet of things application in smart grid: A brief overview of challenges, opportunities, and future trends', in Smart Power Distribution Systems. doi:10.1016/b978-0-12-812154-2.00013-4.

CPS&IoT'2022 Summer School on Cyber-Physical Systems and Internet-of-Things Budva, Montenegro, June 7-11, 2022

Schedule

Day 1, Tuesday 7 June:

09:00-09:15 Event Chairs and Special Guests

Title: Opening Ceremony of the CPS&IoT'2022 Summer School, and MECO'2022 and CPS&IoT'2022 Conferences

09:15-10:15 Luca Benini, Integrated Systems Lab, ETH Zürich, CH

Keynote: PULP: Extreme Energy Efficiency for Extreme Edge Al Acceleration

10.15-10.30 Break

10.30-11.00 Lech Jóźwiak, TU/e, NL

Title: Introduction to the CPS&IoT'2021 Summer School

11.00-12.30 Lech Jóźwiak, TU/e, NL

Title: Green CPS and IoT for Green World

12.30-14.00 Lunch Break

14.00-15.30 Mario Kovač, FER, HR (To be Confirmed)

Title: European Processor Initiative Technology for Exascale Era

15.30-17.00 Gianluca Bellocchi, Alessandro Capotondi, Andrea Marongiu - UNIMORE and Francesca Palumbo, Daniel Madroñal Quintin

UNISS, IT

Title: Accelerator-Rich FPGA Architecture Exploration via a Programmable and Reconfigurable Overlay

17.00-17.30 Break

17.30-19.00 Reda Nouacer and Morayo Adedjouma, CEA, LIST, FR

Title: From Embedded-Systems towards swarms: opportunities and challenges

21.00 Gala Dinner

Day 2, Wednesday 8 June:

09.00-10.00 Letizia Jaccheri, Fac. Information Techn. and Electrical Eng., NTNU, NO

Title: Keynote: Software for a Better Society

10.00-11.00 Roberto Giorgi, Dept. of Information Engineering, University of Siena, IT

Title: Keynote: Extending Performance and Reliability via Modular FPGA Clusters

11.00-11.20 Break

11.20-12.50 Filippo Cugini, CNIT, IT, Pavel Burget, CVUT, CZ, and Martin Ron, Factorio, CZ

Title: Edge computing: the BRAINE solution

12.50-14.10 Lunch Break

14.10-15.40 Axel Jantsch, TU-WIEN, AT and Zhonghai Lu, KTH, SE

Title: Embedded Machine Learning

15.40-17.10 Muhammad Shafique and Muhammad Abdullah Hanif, NYU-AD, UAE

itle: Embedded Machine Learning for the Edge: From Algorithms to Architectures

17.10-17.30 Break

17.30-19.00 Eugenio Villar, Hector Posadas, Raul Gomez, Jose María Gandara, TEISA/UNICAN, ES
Title: Modeling, design and Implementation of drone-based services (Hands-on Tutorial)

Day 3, Thursday 9 June:

09.00-10.00 Dimitrios Serphanos, U. Patras and CTI, Stavros Koubias, U. Patras and ISI, Christos Koulamas, ISI, GR

Title: Keynote: Synthesis of Runtime Monitors for Safe and Secure Industrial Systems

10.00-10.30 Break

10.30-13.00 Dominique Blouin, Telecom Paris, and Anish Bhobe, Institut Polytechnique de Paris, FR

Fitle: Embedded systems modeling, analysis and automatic code generation with AADL and RAMSES (Hand-on Tutorial)

13.00-14.30 Lunch Break

14.30-16.00 Rupert Schlick, AIT, AT, and Thomas Bauer, Fraunhofer IESE, DE

Title: How to design and tailer a perfect fitting verification and validation process for your CPS&IoT project?

16.00-17.00 Peter Mörtl, Virtual Vehicle, AT

Title: Framework to facilitate Trustworthiness of Smart Systems for End Users

17.00-17.30 Break

17.30-19.00 Ramiro Samano Robles, ISEP, PT

Title: Reference architecture for trusted AloT systems: certification, standardization and regulation

Day 4, Friday 10 June:

09.00-10.30 Christoph Schmittner, AIT, AT

Title: Cybersecurity Engineering and Management

10.30-12.00 Samir Ouchani, Lineact CESI, FR

Title: Secure and Reliable Smart Cyber Physical Systems

12.00-13.30 Lunch Break

13.30-15.00 Abdelhakim Baouya, University Grenoble-Alpes, FR

Title: Artificial Intelligence meets Formal Methods: Generation and verification of learned stochastic automata

15.00-15.45 Radovan Stojanović, University of Montenegro and MECOnet, ME
Title: Principles of performance effective nodes design for smart systems

15.45-16.30 Milica Orlandić, NTNU - Norwegian University of Science and Technology
Title: Data Processing Pipelines on small satellites and drones: challenges and solutions

16.30-17.00 Break

17.00-18.30 Nikolaos Voros et all, University of Peloponnese, GR

Title: The achievements of SMART4ALL project in Customized Low-Energy Computing for CPS

18.30-19.00 Closing of the CPS&IoT'2022 Summer School

+ Free participation in sessions of the CPS&IoT'2022 Conference and MECO'2022 Conference

Summer School participants are expected to come with their own laptops. Internet access will be guaranteed.

Day 5, Saturday 11 June: Excursion possible (excursion fee is not included in the summer school fee)

Budva, **Montenegro**, 07-11.06.2022

5.6.2022 #	Budva, Montenegro, 07-11.06.2022 SS-CPSIoT2022, ALL					
	Students Abdullah Bin Masood	Email a.masood@cyens.org.cy	Country Cyprus	Affiliation CYENS - Centre of Excellence		
2	Shamoona Imtiaz	shamoona.imtiaz@mdh.se	Sweden	Mälardalen University		
3	Guilherme Moura Reis Correia Gil	guilhermegil@ua.pt	Portugal	University of Aveiro		
4	Priscilla Benedetti	priscilla.benedetti@vub.be	Italy	University of Perugia, Vrije Universiteit Brussel		
5	Saurabh Band	sband@uni-bremen.de	Germany	University of Bremen		
6	Francesco Terrosi	francesco.terrosi@unifi.it	Italy	Università degli Studi di Firenze		
7	Khadija Shaheen	shaheen.khadija@ntnu.no	Norway	Norwegian University of Science and Technology		
8	Zenepe Satka	zenepe.satka@mdh.se	Sweden	Mälardalen University		
9	Aldin Berisa	aldin.berisa@mdh.se	Sweden	Mälardalens University		
10	Naomi Stricker	nstricker@ethz.ch_	Switzerland	Computer Engineering Group, ETH Zurich		
11	Emil Njor	emil.njor@gmail.com	Denmark	The Technical University of Denmark		
12	Maryam Zahid	maryam.zahid@mdh.se	Sweden	Malardalens University		
13	Stijn Bellis	stijn.bellis@uantwerpen.be	Belgium	University of Antwerp, Cosys-Lab		
14	Marina Subotin	marina.bulat@uns.ac.rs_	Serbia	Fakultet tehnickih nauka		
15	Erling Jellum	erling.r.jellum@ntnu.no	Norway	Norwegian University of Science and Technology		
17	Hussein Marah	hussein.marah@ymail.com	Belgium	Department of Computer Science University of Antwerp		
18	Muhammad Naeem	mnaeem@cs.aau.dk	Pakistan	Denmark		
19	Alexey Serdyuk	alexey.serdyuk@kit.edu	Germany	Karlsruhe Institute of Technology		
20	Genti Rustemi	grustemi@umt.edu.al	Albania	Metropolitan University		
21	Đorđije Bošković	dordije.boskovic@ntnu.no	Norway	Norges teknisk-naturvitenskapelige universitet NTNU		
22	Quentin Picard Stevan Đurašković	quentin.picard@cea.fr	France Montenegro	CEA LIST, University of Paris-Saclay University of Florida		
24		sdjuraskovic@ufl.edu				
25	Burak Karaduman Jurgen Soom	<u>Burak.Karaduman@uantwerpen.be</u> <u>jurgen.soom@taltech.ee</u>	Belgium Estonia	University of Antwerp Tallinn University of Technology		
26	Jurgen Becker	becker@kit.edu	Germany	Karlsruhe Institute of Technology		
27	Fatima Majed	fatimakmajed@gmail.com	Lebanon	University Paris Nanterre University Paris Nanterre		
28	Gabor Fekete	feketegabor@edu.bme.hu	Hungary	Budapest University of Technology and Economics		
29	Károly János Sipos	siposkaroly@edu.bme.hu	Hungary	Budapest University of Technology and Economics		
30	Adrian Besimi	a.besimi@seeu.edu.mk	North Macedonia	South East European University		
31	Florije Ismaili	f.ismaili@seeu.edu.mk	North Macedonia	South East European University		
32	Dimitrios Kontargyris	d.kontargiris@esdalab.ece.uop.gr	Greece	University of Peloponnese		
33	Georgia Kaisari	g.kaisari@esdalab.ece.uop.gr	Greece	University of Peloponnese		
34	Angelos Karaiskos	a.karaiskos@esdalab.ece.uop.gr	Greece	University of Peloponnese		
35	Eleftherios Pappa	e.pappas@esdalab.ece.uop.gr	Greece	University of Peloponnese		
36	Michalis Nanos	ece2012smart-ic@go.uop.gr	Greece	University of Peloponnese		
37	Alexandros Spournias	a.spournias@esda-lab.gr	Greece	University of Peloponnese		
	·			Gujranwala Guru Nanak Institute of Management & Technology		
38	Ramandeep Kaur	ks.ramandeep@gmail.com	India	(GGNIMT)		
39	Erling Jellum	erling.r.jellum@ntnu.no	Norway	Norwegian University of Science and Technology		
40	Abeer Akkad	asaa1n18@soton.ac.uk	UK	University of Southampton		
41	Jovan Djurkovic	<u>dj.jovan94@gmail.com</u>	Montenegro	MECOnet		
#	Presenters	Email	Country	Affiliation		
	Luca Benini	lbenini@iis.ee.ethz.ch	Switzerland	ETH Zurich, Integrated Systems Lab		
	Lech Jozwiak Mario Kovač	Ljozwiak@chello.nl Mario.Kovac@fer.hr	Netherlands Croatia	Eindhoven University of Technology University of Zagreb, Dept. of Elec. and Comp. Engineering		
	Josip Knezović	Josip.Knezovic@fer.hr	Croatia	University of Zagreb, Dept. of Elec. and Comp. Engineering		
	Gianluca Bellocchi	303Ip.KHCZOVIC@TCT.III	Italy	University of Modena and Reggio Emilia		
	Alessandro Capotondi	alessandro.capotondi@unimore.it	Italy	University of Modena and Reggio Emilia		
	Andrea Marongiu		Italy	University of Modena and Reggio Emilia		
	Daniel Madroñal Quintin	dmadronalquin@uniss.it	Italy	University of Sassari		
9	Francesca Palumbo		Italy	University of Sassari		
10	Reda Nouacer					
20		reda.nouacer@cea.fr	France	French Alternative Energies and Atomic Energy Commission, CEA		
10		reda.nouacer@cea.fr	France	French Alternative Energies and Atomic Energy Commission, CEA		
	Morayo Adedjouma	reda.nouacer@cea.fr	France France	French Alternative Energies and Atomic Energy Commission, CEA		
11	, ,		France	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information		
11	Letizia Jaccheri	letizia.jaccheri@ntnu.no_	France Norway	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng.		
11 12 13	Letizia Jaccheri Roberto Giorgi	letizia.jaccheri@ntnu.no_ giorgi@unisi.it	France Norway Italy	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering		
11 12 13 14	Letizia Jaccheri Roberto Giorgi Filippo Cugini	letizia.jaccheri@ntnu.no_ giorgi@unis.it filippo.cugini@cnit.it_	France Norway Italy Italy	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications		
11 12 13 14 15	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget	letizia.jaccheri@ntnu.no_ giorgi@unisi.it	France Norway Italy Italy Czech Republic	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague		
11 12 13 14 15 16	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron	letizia.jaccheri@ntnu.no_ giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz	France Norway Italy Italy Czech Republic Czech Republic	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software		
11 12 13 14 15 16 17	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch	letizia.jaccheri@ntnu.no giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at	France Norway Italy Italy Czech Republic Czech Republic Austria	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology		
11 12 13 14 15 16 17 18	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu	letizia.jaccheri@ntnu.no_giorgi@unisi.it_filippo.cugini@cnit.it_smrcka@vutbr.cz_axel.jantsch@tuwien.ac.at_zhonghai@kth.se_	France Norway Italy Italy Czech Republic Czech Republic Austria Sweden	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm		
11 12 13 14 15 16 17 18 19	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique	letizia.jaccheri@ntnu.no_ giorgi@unis.i.t filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu	France Norway Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi		
11 12 13 14 15 16 17 18 19 20	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu	letizia.jaccheri@ntnu.no_ giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu	France Norway Italy Italy Czech Republic Czech Republic Austria Sweden	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm		
11 12 13 14 15 16 17 18 19 20 21	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif	letizia.jaccheri@ntnu.no_ giorgi@unis.i.t filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu	France Norway Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi		
11 12 13 14 15 16 17 18 19 20 21 22	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar	letizia.jaccheri@ntnu.no_ giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu	France Norway Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA		
11 12 13 14 15 16 17 18 19 20 21 22 22 23	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas	letizia.jaccheri@ntnu.no_ giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu	Norway Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Cantabria, TEISA		
11 12 13 14 15 16 17 18 19 20 21 22 23 24	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez	letizia.jaccheri@ntnu.no_ giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu	France Norway Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Cantabria, TEISA		
11 12 13 14 15 16 17 18 19 20 21 22 23 24 24 25 26	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose María Gandara Dimitrios Serphanos Stavros Koubias	letizia.jaccheri@ntnu.no giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu evillar@teisa.unican.es.	France Norway Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Spain Greece Greece	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Patras, Computer Technology Institute and Press University of Patras, Industrial Systems Institute		
11 12 13 14 15 16 17 18 19 20 21 21 22 23 24 25 26 27	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose Maria Gandara Dimitrios Serphanos	letizia.jaccheri@ntnu.no_ giorgi@unisi.it filippo.cugini@cnit.it_ smrcka@vutbr.cz axel.jantsch@tuwien.ac.at_ zhonghai@kth.se ms12713@nyu.edu_ mh6117@nyu.edu_ evillar@teisa.unican.es serpanos@ece.upatras.gr koubias@ece.upatras.gr	France Norway Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Spain Spain Greece	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA		
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose María Gandara Dimitrios Serphanos Stavros Koulians Christos Koulamas Dominique Blouin	ietizia.jaccheri@ntnu.no giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu evillar@teisa.unican.es serpanos@ece.upatras.gr koulamas@is.gr koulamas@is.gr dominique.blouin@telecom-paris.fr	France Norway Italy Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Spain Greece Greece Greece France	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Patras, Computer Technology Institute and Press University Of Patras, Industrial Systems Institute Industrial Systems Institute		
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 29	Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose María Gandara Dimitrios Serphanos Stavros Koubias Christos Koulamas Dominique Blouin Anish Bhobe	letizia.jaccheri@ntnu.no giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu evillar@teisa.unican.es serpanos@ece.upatras.gr koubias@ece.upatras.gr koulamas@isi.gr dominique.blouin@telecom-paris.fr anish.bhobe@ip-paris.fr	France Norway Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Greece Greece Greece France France	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Cantabria, TEISA University of Cantabria, TEISA University of Cantabria, TEISA University of Patras, Computer Technology Institute and Press University of Patras, Industrial Systems Institute Industrial Systems Institute Telecom Paris The Polytechnic Institute of Paris		
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 29	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose María Gandara Dimitrios Serphanos Stavros Koulians Christos Koulamas Dominique Blouin	ietizia.jaccheri@ntnu.no giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu evillar@teisa.unican.es serpanos@ece.upatras.gr koulamas@is.gr koulamas@is.gr dominique.blouin@telecom-paris.fr	France Norway Italy Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Spain Greece Greece Greece France	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Patras, Computer Technology Institute and Press University Of Patras, Industrial Systems Institute Industrial Systems Institute		
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 27 28 29 30	Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose María Gandara Dimitrios Serphanos Stavros Koubias Christos Koulamas Dominique Blouin Anish Bhobe	letizia.jaccheri@ntnu.no giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu evillar@teisa.unican.es serpanos@ece.upatras.gr koubias@ece.upatras.gr koulamas@isi.gr dominique.blouin@telecom-paris.fr anish.bhobe@ip-paris.fr	France Norway Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Greece Greece Greece France France	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Cantabria, TEISA University of Cantabria, TEISA University of Cantabria, TEISA University of Patras, Computer Technology Institute and Press University of Patras, Industrial Systems Institute Industrial Systems Institute Telecom Paris The Polytechnic Institute of Paris		
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose María Gandara Dimitrios Serphanos Stavros Koubias Christos Koulamas Dominique Blouin Anish Bhobe Rupert Schlick	letizia.jaccheri@ntnu.no giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu evillar@teisa.unican.es serpanos@ece.upatras.gr koubias@ece.upatras.gr koubias@ece.upatras.gr koulamas@isi.gr dominique.blouin@telecom-paris.fr anish.bhobe@ip-paris.fr rupert.schlick@ait.ac.at	France Norway Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Greece Greece France France Austria	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Patras, Industrial Systems Institute Industrial Systems Institute Telecom Paris The Polytechnic Institute of Paris Academy of Information Technology		
11 12 13 14 15 16 17 18 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose Maria Gandara Dimitrios Serphanos Stavros Koubias Christos Koulamas Dominique Blouin Anish Bhobe Rupert Schlick Thomas Bauer	letizia.jaccheri@ntnu.no_ giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu evillar@teisa.unican.es serpanos@ece.upatras.gr koubias@ece.upatras.gr koulamas@isi.gr dominique.blouin@telecom-paris.fr anish.bhobe@ip-paris.fr rupert.schlick@ait.ac.at thomas.bauer@iese.fraunhofer.de	France Norway Italy Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Greece Greece France France Austria Germany	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Cantabria, TEISA University of Cantabria, TEISA University of Cantabria, TEISA University of Patrabria, TEISA University of Patrabria, TEISA University of Patras, Industrial Systems Institute Industrial Systems Institute Telecom Paris The Polytechnic Institute of Paris Academy of Information Technology Fraunhofer Institute for Experimental Software Engineering		
11	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose Maria Gandara Dimitrios Serphanos Stavros Koubias Christos Koulamas Dominique Blouin Anish Bhobe Rupert Schlick Thomas Bauer Peter Mörtl	letizia.jaccheri@ntnu.no_giorgi@unisi.it filippo.cugini@cnit.it. smrcka@vutbr.cz. axel.jantsch@tuwien.ac.at zhonghal@kth.se ms12713@nyu.edu evillar@teisa.unican.es. serpanos@ece.upatras.gr koulama@sisi.gr dominique.blouin@telecom-paris.fr anish.bhobe@ip-paris.fr rupert.schlick@ait.ac.at tthomas.bauer@iese.fraunhofer.de Peter.Moertl@v2c2.at	France Norway Italy Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Spain Greece Greece France France Austria Germany Austria	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Cantabria, TEISA University of Cantabria, TEISA University of Cantabria, TEISA University of Patras, Industrial Systems Institute Industrial Systems Institute Industrial Systems Institute Telecom Paris The Polytechnic Institute of Paris Academy of Information Technology Fraunhofer Institute for Experimental Software Engineering Virtual vehicle		
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 27 28 29 30 31 32 33 34 34	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose María Gandara Dimitrios Serphanos Stavros Koubias Christos Koulamas Dominique Blouin Anish Bhobe Rupert Schlick Thomas Bauer Peter Mörtl Ramiro Samano Robles	letizia.jaccheri@ntnu.no giorgi@unisi.it filippo.cugini@cnit.it smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu evillar@teisa.unican.es serpanos@ece.upatras.gr koubias@ece.upatras.gr koubias@ece.upatras.gr dominique.blouin@telecom-paris.fr anish.bhobe@ip-paris.fr rupert.schlick@ait.ac.at thomas.bauer@iese.fraunhofer.de Peter.Moertl@v2c2.at rasro@isep.ipp.pt	France Norway Italy Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Spain Greece Greece Greece France France Austria Germany Austria Portugal	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Cantabria, TEISA University of Cantabria, TEISA University of Cantabria, TEISA University of Patras, Computer Technology Institute and Press University Of Patras, Industrial Systems Institute Industrial Systems Institute Telecom Paris The Polytechnic Institute of Paris Academy of Information Technology Fraunhofer Institute for Experimental Software Engineering Virtual Vehicle Polytechnic of Porto - School of Engineering		
11 12 13 14 15 16 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 1	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose Maria Gandara Dimitrios Serphanos Stavros Koubias Christos Koulamas Dominique Blouin Anish Bhobe Rupert Schlick Thomas Bauer Peter Mörtl Ramiro Samano Robles Christoph Schmittner Samir Ouchani	ietizia.jaccheri@ntnu.no giorgi@unisi.it filippo.cugini@cnit.it. smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu evillar@teisa.unican.es. serpanos@ece.upatras.gr koulams@isi.gr. dominique.blouin@telecom-paris.fr rupert.schlick@ait.ac.at thomas.bauer@iese.fraunhofer.de Peter.Moertl@v2c2.at rasro@isep.ipp.pt Christoph.Schmittner@ait.ac.at souchani@cesi.fr	France Norway Italy Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Spain Greece Greece France France Austria Germany Austria Portugal Austria France	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Patras, Industrial Systems Institute Industrial Systems Institute Industrial Systems Institute Telecom Paris The Polytechnic Institute of Paris Academy of Information Technology Fraunhofer Institute of Porto - School of Engineering Academy of Information Technology Lineact CESI, Innovation and research laboratory		
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 36	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Shafique Muhammad Nadullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose María Gandara Dimitrios Serphanos Stavros Koubias Christos Koulamas Dominique Blouin Anish Bhobe Rupert Schlick Thomas Bauer Peter Mörtl Ramiro Samano Robles Christoph Schmittner Samir Ouchani Abdelhakim Baouya	letizia.jaccheri@ntnu.no giorgi@unisi.it filippo.cugini@cnit.it. smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu evillar@teisa.unican.es serpanos@ece.upatras.gr koubias@ece.upatras.gr koubias@ece.upatras.gr dominique.blouin@telecom-paris.fr anish.bhobe@ip-paris.fr rupert.schilck@ait.ac.at thomas.bauer@iese.fraunhofer.de Peter.Moertl@v2c2.at rasro@isep.ipp.pt Christoph.Schmittner@ait.ac.at souchani@cesi.fr abdelhakim.baouya@univ-grenoble-alpes.fr.	France Norway Italy Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Greece Greece France France Austria Germany Austria Portugal Austria France France	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Patras, Computer Technology Institute and Press University of Patras, Industrial Systems Institute Industrial Systems Institute Telecom Paris The Polytechnic Institute of Paris Academy of Information Technology Fraunhofer Institute for Experimental Software Engineering Virtual vehicle Polytechnic of Porto - School of Engineering Academy of Information Technology Lineact CESI, Innovation and research laboratory University Grenoble-Alpes		
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 27 28 29 30 31 32 33 34 35 36 37	Letizia Jaccheri Roberto Giorgi Filippo Cugini Pavel Burget Martin Ron Axel Jantsch Zhonghai Lu Muhammad Shafique Muhammad Shafique Muhammad Abdullah Hanif Eugenio Villar Hector Posadas Raul Gomez Jose Maria Gandara Dimitrios Serphanos Stavros Koubias Christos Koulamas Dominique Blouin Anish Bhobe Rupert Schlick Thomas Bauer Peter Mörtl Ramiro Samano Robles Christoph Schmittner Samir Ouchani	ietizia.jaccheri@ntnu.no giorgi@unisi.it filippo.cugini@cnit.it. smrcka@vutbr.cz axel.jantsch@tuwien.ac.at zhonghai@kth.se ms12713@nyu.edu mh6117@nyu.edu evillar@teisa.unican.es. serpanos@ece.upatras.gr koulams@isi.gr. dominique.blouin@telecom-paris.fr rupert.schlick@ait.ac.at thomas.bauer@iese.fraunhofer.de Peter.Moertl@v2c2.at rasro@isep.ipp.pt Christoph.Schmittner@ait.ac.at souchani@cesi.fr	France Norway Italy Italy Italy Czech Republic Czech Republic Austria Sweden United Arab Emirates United Arab Emirates Spain Spain Spain Spain Spain Greece Greece France France Austria Germany Austria Portugal Austria France	French Alternative Energies and Atomic Energy Commission, CEA Norwegian University of Science and Technology, Fac. Information Techn. and Electrical Eng. University of Siena, Dept. of Information Engineering National Inter-University Consortium for Telecommunications Czech Technical University in Prague Factorio, Wube Software Vienna University of Technology KTH Royal Institute of Technology in Stockholm New York University - Abu Dhabi New York University - Abu Dhabi University of Cantabria, TEISA University of Patras, Industrial Systems Institute Industrial Systems Institute Industrial Systems Institute Telecom Paris The Polytechnic Institute of Paris Academy of Information Technology Fraunhofer Institute of Porto - School of Engineering Academy of Information Technology Lineact CESI, Innovation and research laboratory		



Author Index

```
Abdullah Hanif Muhammad,558
Adedjouma Morayo, 287
Baouya Abdelhakim, 1022
Bauer Thomas, 719
Bellocchi Gianluca, 189
Benini Luca, 4
Bhobe Anish, 667
Blouin Dominique, 667
Burget Pavel, 410
Capotondi Alessandro, 189
Cugini Filippo, 410
Giorgi Roberto, 371
Gomez Raul, 592
Jaccheri Letizia, 323
Jantsch Axel, 471
Jozwiak Lech, 56
Knezović Josip, 158
Koubias Stavros, 637
Kovač Mario, 158
Lu Zhonghai, 471
Madroñal Quintin Daniel, 189
María Gandara Jose, 592
Marongiu Andrea, 189
Mörtl Peter, 786
Nouacer Reda, 287
Orlandić Milica, 1085
Ouchani Samir, 955
```

```
Palumbo Francesca, 189
Posadas Hector, 592
Ron Martin, 410
Samano Robles Ramiro, 206
Schlick Rupert, 719
Schmittner Christoph, 884
Serphanos Dimitrios, 637
Shafique Muhammad, 558
Stojanović Radovan, 1059
Villar Eugenio, 592
Voros Nikolaos, 1118
```

PHOTO GALLERY



CPS&IoT'2022 3rd Summer School on Cyber-Physical Systems and Internet-of-Things

Budva, Montenegro, June 7-11, 2022

Citation:

Author/s, "Title of contribution-pressentation", in Proceedings of the 3rd Summer School on Cyber-Physical Systems and Internet-of Things, Editors: Lech Jozwiak, Radovan Stojanovic and Nikolaos Voros, Vol. III, June 2022, pp. xx-yy, DOI: https://doi.org/10.5281/zenodo.6698645

Technical editors:

Prof. dr Budimir Lutovac, University of Montenegro

Stevan Djuraskovic, University of Florida

Publishers:

 $MECOnet\ Institute\ (Mediterranean\ Excellence\ in\ Computing\ and\ Ontology),\ \underline{www.meconet.me}$

Montenegrin Association for New Technologies - MANT, www.mant.me



Year/Place: Montenegro, Podgorica, 2022