HPC codesign in GROMACS

Szilárd Páll pszilard@kth.se

Workshop on Software Co-Design Actions in European Flagship HPC Codes ISC 2022 June 2, 2022

Goals:

- Develop key applications (incl. GROMACS) for exascale;
- Develop workflow solutions
- Training/support to academia and industry
- Establish a long-term organizational structure

BioExcel Center of Excellence

FAST. FLEXIBLE. FREE. GROMACS

● **Classical MD** code

- supports all major force-fields
- broad algorithm support

● **Development**:

Stockholm Sweden & partners worldwide

● **Large user base**:

– One of the top HPC codes worldwide

deployed on most clusters

- 10k's academic & industry users
- **Open source**: LGPLv2
- **Open development:**
	- code review & bug-tracker:<https://gitlab.com/gromacs>

virtual interaction sites

Eighth shell domain decomposition

Triclinic unit cell with load balancing and staggered cell boundaries

virtual interaction sites

Eighth shell domain decomposition

Triclinic unit cell with load balancing and staggered cell boundaries

● Focus on **high performance:**

efficient algorithms & highly-tuned parallel code

● **Bottom-up performance oriented design:**

- absolute performance over "just scaling"
- Focus on **portability**
	- Linux distro integration and CI
	- regular testing on all HPC arch
	- SIMD portability library, GPU abstraction layer
	- open standards-based languages/APIs
- Modern development workflow
	- mandatory open code review for >10 years
	- tiered CI testing / verification

FAST. FLEXIBLE. FREE. GROMACS

MD: computational challenge

Pair-search step every 50-200 iterations

~ millisecond or less

- Simulation vs real-world **time-scale gap**
	- Every simulation: 10⁸ –10¹⁵ steps
	- $-$ Every step: 10 $6 10$ ⁹ FLOPs
- Main goal of parallelization:
	- study molecular systems: tackle the time- or length-scale challenge
	- typically requires: **strong scaling**, increasingly **ensemble**
- MD codes at peak: ~**100 µs / step** (on commodity hardware)
	- <100 atoms/core at peak
	- <10000 atoms / GPU

Multiple levels of hardware parallelism

Shared under CC BY-SA 4.0. doi.org/10.5281/zenodo.6620848 NUMA topology, PCIe

Compute cluster or cloud Networked computers: topology, bandwidth, latency

Compute node / workstation

Multicore CPU & manycore GPU caches, interconnects

up to 512-bit vector units/core

=>

up to 16 single precision ops/clock

Multiple levels of **hardware parallelism** Multiple levels of **parallelization**

• Mapping the problem to the hardware:

• Need to choose the right: **granularity** & **abstraction** (problem & hardware-specific)

expose parallelism (algorithms) & **express parallelism** (implementation)

HPC nodes today/soon

JUWELS-Booster: 2 CPU + 4 GPU w NVlink + 4 NIC

Multiple levels of **hardware parallelism** Multiple levels of **parallelization**

Shared under CC BY-SA 4.0. doi.org/10.5281/zenodo.6620848 NUMA topology, PCIe

Compute cluster or cloud Networked computers: topology, bandwidth, latency

 \Box \mathbf{a}

Compute node / workstation

- \rightarrow need to express more concurrency
- **ops/clock** Increasing **complexity** (interconnects, memories, NUMA)

GPUs

CPUs

- \rightarrow tackle using runtimes or in application?
- Increasing **diversity**
	- → zoo of programming models
	- \rightarrow algorithms, portability/testing, performance portability

Multicore CPU + manycore GPU caches, interconnects

Exascale challenge:

Public Cloud

– Increasing **parallelism**

– **Heterogeneity** is here to stay

- ignore or embrace?
- Wait for integration or tune for many generations?
- **Multi-level hierarchical** parallelization**:** target each level of hardware parallelism individually
	- Intra-node:
		- OpenMP multi-threading
			- static loop schedule, cache optimized work decomposition layout, sparse reductions
		- SIMD C++ library abstraction:
			- 14 flavors supported
		- GPU abstraction layer
			- CUDA, OpenCL, SYCL
		- thread-MPI: pthreads-based MPI for ease of use
	- Inter-node:
		- MPI: SPMD / MPMD
		- Dynamic load balancing, task balancing

GROMACS parallelization

Why codesign?

- interdisciplinarity challenge
	- \rightarrow many hard problems need cross-disciplinary solutions
- MD: need for performance
	- GROMACS: design focus
- portability
	- GROMACS design focus
- hardware evolution...

GROMACS & codesign

- Petascale **→** Exascale
	- required algorithm & parallelization redesign
	- Codesign has been & remains core component
- Physics / math + algorithms + HW
	- mainly intra-team/community
	- innovate (reformulate algorithms, accuracy-based algorithms)
	- enable (domain experts method dev, CS experts micro-bench / port)
- Algorithms $+$ HW $+$ vendors / CS-experts
	- mainly inter-team collaboration
	- **align goals** for collaboration so **benefits both ways**!
	- Long-term: many steps forward and several major successes

Algorithm redesign for modern architectures

potential
o
c

Short

 Ω

Cluster pair-interaction

algorithm for SIMD/SIMT Accuracy-based automated list buffer improves SIMD algorithm parallel efficiency

Dual pair list with dynamic pruning

KCycles

list size

Multi-level heterogeneous data and task load-balancing: intra-GPU, intra-node, inter-node

Embracing heterogeneity

- Heterogeneous design at the core:
	- "somewhat" complex schedule.
		- \rightarrow "But there is also always some reason in madness."
		- Heterogeneity for performance &

flexibility: think of the (sometimes) silent codesign partners, method devs

Dual pair list

- Trading costly data regularization for force computation not ideal!
- Instead: keep regularized particle data longer, **shift the cost trade-off**
- Use two buffers and lists: outer / inner
- Periodically re-prune $outer \rightarrow inner$
- List lifetime / search frequency:
	- outer list less frequently (costly)
	- inner list more frequently (cheap)

Pair-search step every 20-100 iterations

Accuracy-based balancing: **dual pair list** reducing decomposition & search cost

long-term practice change in CUDA runtime API overhead Vendor-collaboration codesign:

Direct GPU communication

- Alan Gray & Gaurav Garg (NVIDIA)
- Goal:
	- avoid CPU staging, accelerate critical path
	- target intra-node interconnects, e.g. NVLInk
- Two flavors:
	- thread-MPI: single-node (since 2021)
		- P2P copies (put/get), exchange CUDA events allows remote sync
		- Single process + multiple GPUs: bottlenecks required CUDA driver threading optimizations
	- CUDA-aware MPI: multi-node (since 2022)
		- requires host sync before issuing MPI call

Multi-GPU/rank force offload scheme

Multi-GPU/rank GPU-resident scheme

Multi-GPU/rank GPU-resident scheme

Multi-node GPU resident & direct GPU communication

Multi-GPU resident step: single-node P2P direct GPU comm

- The entire inner loop $\hspace{0.1mm}$ decomposition step including communication can be enqueued ahead of time
	- \mathbb{R}^2 $-$ if there is no CPU task (Other F)
	- **2D** i **D**– enables more efficient scheduling
	- overlap launch cost with work
	- CUDA graphs
- **GPU** • Challenges:
	- integrating CPU tasks
	- load balancing

Multi-node GPU resident step & GPU-aware MPI comm

Direct GPU communication performance

- Major benefit on fast interconnects with GPU-resident steps
- Modest improvements on low-end interconnects

Shared under CC BY-SA 4.0. doi.org/10.5281/zenodo.6620848

- JUWELS-booster:
	- 2x24-core AMD EPYC Rome
	- $-4xA100$
- \cdot ~50% parallel efficiency up to 12 nodes
	- only ~20000 atoms/GPU
- Peak at 48-64 nodes:

DD halo exchange peak strong scaling

DD halo exchange peak strong scaling

Shared under CC BY-SA 4.0. doi.org/10.5281/zenodo.6620848

- JUWELS-booster:
	- 2x24-core AMD EPYC Rome
	- 4xA100

500

600

mapping

(1M atom STMV)

PME decomposition

● **GROMACS team + Gaurav Garg (NVIDIA)**

- remove the limitation of single dedicated PME GPU
- 3D FFTs strong-scaling challenge:

- In development (upstreamed):
	- major algorithmic and parallelization optimizations
	- **HeFFT** and **cuFFTmp** for GPU-resident mode

typical size 323-256³ , hardly scale

● Released in 2022:

Hybrid mode: FFT on CPU

Direct GPU communication with PME decomposition

- Major benefit on fast interconnects with GPU-resident steps
- Modest improvements on low-end interconnects

PME scaling improvements with cuFFTmp (in development)

- Strong scales reasonably well to 16-24 nodes:
	- only 10-15k (!) atoms per GPU
	- further improvements planned
- Peak can still be lower than CPU-only machines
	- algorithm improvements needed
	- next-gen hardware expected to help

Asynchronous scheduling: CUDA graphs

Multi-GPU graph scheduling

• multi-rank: leverage thread-MPI using pthreads for UVA direct async copies

Asynchronous scheduling: CUDA graphs

Generated with **cudaGraphDebugDotPrint()**

Multi-GPU graph scheduling

CUDA graph scheduling performance

SYCL for portability & performance

- SeRC & Intel: OneAPI CoE: Andrey Alekseenko (KTH)
- **1st GPU backend with DPC++**
	- early prototype released in GROMACS 2021
- added hipSYCL support as portability check first
- starting with the 2022 release: GROMACS adopted **hipSYCL for production AMD support**
- SYCL to replace OpenCL as portability GPU backend
	- already broader feature set coverage
	- broad vendor support: AMD, NVIDIA, Intel

Codesign project with Intel

AMD MI100 1.6

ative HIP (less is faster)

1.3

1.3

1.3 Whole application Sum of kernels 1.2

Run time relative

1.1

0.9

0.9 1.2 $10⁴$ $10⁵$ $10⁶$ System size

Intel DG1 Whole application, oneAPI/OpenCL (PME) Sum of kernels, oneAPI/OpenCL (PME) Run time relative to native OpenCL (less is faster)
 $\begin{bmatrix}\n1 \\
1 \\
2\n\end{bmatrix}$
 $\begin{bmatrix}\n2 \\
1 \\
2\n\end{bmatrix}$ Whole application, oneAPI/Level0 Sum of kernels, oneAPI/Level0 $10⁴$ $10⁵$ System size

Non-bonded F Non-bonded FV NB list pruning PME Spread PME Solve oneAPI/OpenCL PME Gather oneAPI/Level0 0.00 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00

PME electrostatics, 384k system size

Kernel time, relative to OpenCL (less is faster)

SYCL in GROMACS relative to native

Codesign project with Intel

Relative application perf

and rel GPU kernels perf

PME electrostatics, 384k system size

Shared under CC BY-SA 4.0. doi.org/10.5281/zenodo.6620848

Perf of individual GPU

hipSYCL vs native HIP on ROCm 4.5.2

oneAPI/DPC++ on OpenCL/L0 vs (oneAPI 2022.0 except L0 2021.4)

Take-aways

- Codesign key for algorithm reformulation / redesign
	- enabled to keep up with hardware evolution
	- need to be forward-looking
	- disruptive vs constructive
- Long-term investment
- Interdisciplinarity helps but challenges too
- Collaboration needs long-term alignment
	- much easier intra-team/community
	- harder and often challenging cross-team
- Plan for the progress but allow for the incidental collaboration
	- accommodating SW design will allow new domain-science contribution

Acknowledgments **GROMACS**

Andrey Alekseenko Artem Zhmurov Berk Hess Erik Lindahl Magnus Lundborg Paul Bauer

Mark Abraham (Intel) Roland Schulz (Intel)

Alan Gray (NVIDIA) Gaurav Garg (NVIDIA)

