


HPC codesign in GROMACS

Szilárd Páll
pszilard@kth.se


Workshop on Software Co-Design Actions in European Flagship HPC Codes
ISC 2022
June 2, 2022




BioExcel Center of Excellence




Improving the performance and scalability of key codes towards the Exascale



MD simulations /GROMACS/



QM/MM /CP2K/



Docking /HADDOCK/


Devising efficient workflow environments with associated data integration



Goals:

- Develop key applications (incl. GROMACS) for exascale;
- **Develop workflow solutions**
- **Training/support to academia and industry**
- **Establish a long-term organizational structure**

FAST. FLEXIBLE. FREE. GROMACS



- **Classical MD code**

- supports all major force-fields
- broad algorithm support

- **Development:**

Stockholm Sweden & partners worldwide




- **Large user base:**

- One of the top HPC codes worldwide
deployed on most clusters
- 10k's academic & industry users


- **Open source:** LGPLv2

- **Open development:**

- code review & bug-tracker: <https://gitlab.com/gromacs>




Eighth shell domain decomposition





Triclinic unit cell with load balancing and staggered cell boundaries


FAST. FLEXIBLE. FREE. GROMACS



- Focus on **high performance**:
 - efficient algorithms & highly-tuned parallel code
- **Bottom-up performance oriented design**:
 - absolute performance over “just scaling”
- Focus on **portability**
 - Linux distro integration and CI
 - regular testing on all HPC arch
 - SIMD portability library, GPU abstraction layer
 - open standards-based languages/APIs
- **Modern development workflow**
 - mandatory open code review for >10 years
 - tiered CI testing / verification




Eighth shell domain decomposition




Triclinic unit cell with load balancing and staggered cell boundaries

MD: computational challenge






- Simulation vs real-world **time-scale gap**
 - Every simulation: $10^8 - 10^{15}$ steps
 - Every step: $10^6 - 10^9$ FLOPs
- Main goal of parallelization:
 - study molecular systems: tackle the time- or length-scale challenge
 - typically requires: **strong scaling**, increasingly **ensemble**
- MD codes at peak: **$\sim 100 \mu\text{s} / \text{step}$** (on commodity hardware)
 - < 100 atoms/core at peak
 - < 10000 atoms / GPU

Multiple levels of hardware parallelism




Compute cluster or cloud
Networked computers:
topology, bandwidth, latency




Compute node / workstation

NUMA topology, PCIe
Shared under CC BY-SA 4.0. doi.org/10.5281/zenodo.6620848





up to 512-bit vector units/core
=>
up to 16 single precision ops/clock



Multicore CPU & manycore GPU
caches, interconnects

Multiple levels of hardware parallelism




Multiple levels of parallelization



- Mapping the problem to the hardware:
 - expose parallelism** (algorithms) & **express parallelism** (implementation)
- Need to choose the right:
 - granularity & abstraction** (problem & hardware-specific)




HPC nodes today/soon

JUWELS-Booster: 2 CPU + 4 GPU w NVlink + 4 NIC



AMD Exascale architecture: LUMI, Frontier, Dardel

Intel Exascale architecture: Aurora



Multiple levels of hardware parallelism

Multiple levels of parallelization

Exascale challenge:

– Increasing **parallelism**

→ need to express more concurrency

– Increasing **complexity** (interconnects, memories, NUMA)

→ tackle using runtimes or in application?

– Increasing **diversity**

→ zoo of programming models

→ algorithms, portability/testing, performance portability

– **Heterogeneity** is here to stay

- ignore or embrace?

- Wait for integration or tune for many generations?

Compute cluster or cloud
Networked computers:
topology, bandwidth, latency

Compute node / workstation
NUMA topology, PCIe
Shared under CC BY-SA 4.0. doi.org/10.5281/zenodo.6620848

**Multicore CPU +
manycore GPU**
caches, interconnects

GROMACS parallelization




- **Multi-level hierarchical** parallelization: target each level of hardware parallelism individually

– Intra-node:

- OpenMP multi-threading
 - static loop schedule, cache optimized work decomposition layout, sparse reductions
- SIMD C++ library abstraction:
 - 14 flavors supported
- GPU abstraction layer
 - CUDA, OpenCL, SYCL
- thread-MPI: pthreads-based MPI for ease of use

– Inter-node:

- MPI: SPMD / MPMD
- Dynamic load balancing, task balancing



Why codesign?


- interdisciplinarity challenge
 - many hard problems need cross-disciplinary solutions
- MD: need for performance
 - GROMACS: design focus
- portability
 - GROMACS design focus
- hardware evolution...

GROMACS & codesign


- Petascale → Exascale
 - required algorithm & parallelization redesign
 - Codesign has been & remains core component
- Physics / math + algorithms + HW
 - mainly intra-team/community
 - innovate (reformulate algorithms, accuracy-based algorithms)
 - enable (domain experts method dev, CS experts micro-bench / port)
- Algorithms + HW + vendors / CS-experts
 - mainly inter-team collaboration
 - **align goals** for collaboration so **benefits both ways!**
 - Long-term: many steps forward and several major successes

Algorithm redesign for modern architectures


Cluster pair-interaction algorithm for SIMD/SIMT




Accuracy-based automated list buffer improves SIMD algorithm parallel efficiency





Multi-level heterogeneous data and task load-balancing: intra-GPU, intra-node, inter-node



4x4 setup on SIMD-16




Dual pair list with dynamic pruning




Embracing heterogeneity

- Heterogeneous design at the core:
 - “somewhat” complex schedule.
 - “But there is also always some reason in madness.”
- Heterogeneity for performance & **flexibility**: think of the (sometimes) silent codesign partners, method devs




Dual pair list

- Trading costly data regularization for force computation not ideal!
- Instead: keep regularized particle data longer, **shift the cost trade-off**
- Use two buffers and lists:
outer / **inner**
- Periodically re-prune
outer → **inner**
- List lifetime / search frequency:
 - **outer** list less frequently (costly)
 - **inner** list more frequently (cheap)




Accuracy-based balancing: dual pair list reducing decomposition & search cost

Pair-search step every 20-100 iterations



Trade search/DD cost → non-bonded pair interaction cost

Pair-search step every 50-400 iterations




Instead:

Trade search/DD cost → dynamic re-pruning




Keeping the non-bonded pair interaction cost (near) constant

Vendor-collaboration codesign: long-term practice


Change in CUDA runtime API overhead between driver v295 and v331





CUDA runtime API overhead vs input size



measurement/driver version



Estimated scaling improvement with CUDA priorities




CUDA RT call	single-stream (us/step)
H2D pair list	0.3
H2D x+q	7.2
NB kernel	9.8
D2H forces	5.2
D2H E+shift F	1.4
cudaStreamSync	3.4
Clear kernel	9.2
Total	37.2


Direct GPU communication

- Alan Gray & Gaurav Garg (NVIDIA)
- Goal:
 - avoid CPU staging, accelerate critical path
 - target intra-node interconnects, e.g. NVLink
- Two flavors:
 - thread-MPI: single-node (since 2021)
 - P2P copies (put/get), exchange CUDA events allows remote sync
 - Single process + multiple GPUs: bottlenecks required CUDA driver threading optimizations
 - CUDA-aware MPI: multi-node (since 2022)
 - requires host sync before issuing MPI call

DGX 1V




DGX A100




Shared under CC


Multi-GPU/rank force offload scheme




Multi-GPU/rank GPU-resident scheme



Multi-GPU/rank GPU-resident scheme



Multi-node GPU resident & direct GPU communication




Multi-GPU resident step: single-node P2P direct GPU comm

- The entire inner loop including communication can be enqueued ahead of time


- if there is no CPU task (Other F)
- enables more efficient scheduling
- overlap launch cost with work
- CUDA graphs

- Challenges:

- integrating CPU tasks
- load balancing



Multi-node GPU resident step & GPU-aware MPI comm





Direct GPU communication performance

- Major benefit on fast interconnects with GPU-resident steps
- Modest improvements on low-end interconnects


Reaction-field electrostatics:
only halo-exchange

PME electrostatics:
halo-exchange & PME MPMD communication




Shared under CC BY-SA 4.0. doi.org/10.5281/zenodo.6620848

System: STMV 1M atoms
Hardware: DGX-1V



DD halo exchange peak strong scaling


- JUWELS-booster:
 - 2x24-core AMD EPYC Rome
 - 4xA100
- ~50% parallel efficiency up to 12 nodes
 - only ~20000 atoms/GPU
- Peak at 48-64 nodes:
 - >500 ns/day




DD halo exchange peak strong scaling

- JUWELS-booster:
 - 2x24-core AMD EPYC Rome
 - 4xA100

Scaling large homogeneous systems to ~400 GPUs





DD scaling of a large biomolecule (1M atom STMV)




PME decomposition

- **GROMACS team + Gaurav Garg (NVIDIA)**
- remove the limitation of single dedicated PME GPU
- 3D FFTs strong-scaling challenge:
 - typical size 32^3 - 256^3 , hardly scale
- Released in 2022:
 - Hybrid mode:** FFT on CPU
- In development (upstreamed):
 - major algorithmic and parallelization optimizations
 - **HeFFT** and **cuFFTmp** for GPU-resident mode




Direct GPU communication with PME decomposition


- Major benefit on fast interconnects with GPU-resident steps
- Modest improvements on low-end interconnects



snared under CC BY-SA 4.0. doi.org/10.5281/zenodo.6620848



PME scaling improvements with cuFFTmp (in development)






- Strong scales reasonably well to 16-24 nodes:
 - only 10-15k (!) atoms per GPU
 - further improvements planned
- Peak can still be lower than CPU-only machines
 - algorithm improvements needed
 - next-gen hardware expected to help

Asynchronous scheduling: CUDA graphs

Most work done by
Alan Gray (NVIDIA)

Capture work in inner loop
to build CUDA graph





single-rank/ single GPU
task graph

Asynchronous scheduling: CUDA graphs


Update graph after domain decom. / load balancing

Decomposition

Capture work in inner loop to build CUDA graph




Challenge:
lacking priority support
PME kernels not prioritized




single-rank/ single GPU task graph

Multi-GPU graph scheduling



Asynchronous scheduling: CUDA graphs

- multi-rank: leverage thread-MPI using pthreads for UVA direct async copies




Multi-GPU graph scheduling

- Inner loop compute + all intra-node communication **with a single graph launch**


- Reduced overhead
- Allow the runtime to optimize schedule

- Challenges / WIP:

- integrating CPU tasks
- heterogeneous iterations
- inter-node communication



CUDA graph scheduling performance




SYCL for portability & performance


- SeRC & Intel: OneAPI CoE: Andrey Alekseenko (KTH)
- **1st GPU backend with DPC++**
 - early prototype released in GROMACS 2021
- added hipSYCL support as portability check first
- starting with the 2022 release:
GROMACS adopted **hipSYCL for production AMD support**
- SYCL to replace OpenCL as portability GPU backend
 - already broader feature set coverage
 - broad vendor support: AMD, NVIDIA, Intel

SYCL in GROMACS relative to native

Intel DG1




PME electrostatics, 384k system size




oneAPI/DPC++ on OpenCL/L0 vs native OpenCL (oneAPI 2022.0 except L0 2021.4)

AMD MI100



PME electrostatics, 384k system size



hipSYCL vs native HIP on ROCm 4.5.2

Relative application perf and rel GPU kernels perf

Perf of individual GPU kernels

Take-aways

- Codesign key for algorithm reformulation / redesign
 - enabled to keep up with hardware evolution
 - need to be forward-looking
 - disruptive vs constructive
- Long-term investment
- Interdisciplinarity helps but challenges too
- Collaboration needs long-term alignment
 - much easier intra-team/community
 - harder and often challenging cross-team
- Plan for the progress but allow for the incidental collaboration
 - accommodating SW design will allow new domain-science contribution

Acknowledgments

GROMACS

Andrey Alekseenko

Artem Zhmurov

Berk Hess

Erik Lindahl

Magnus Lundborg

Paul Bauer


Mark Abraham (Intel)

Roland Schulz (Intel)

Alan Gray (NVIDIA)

Gaurav Garg (NVIDIA)

HW / code contrib



Funding



SWEDISH FOUNDATION for
STRATEGIC RESEARCH



Vetenskapsrådet

