Published September 22, 2021 | Version v1
Conference paper Open

De-RISC: Dependable Real-time RISC-V Infrastructure for Safety-critical Space and Avionics Computer Systems

  • 1. fentISS
  • 2. Cobham Gaisler
  • 3. Thales Research & Technology
  • 4. Barcelona Supercomputing Center (BSC)
  • 5. Barcelona Supercomputing Center (BSC


The world market for aviation and space computing systems faces a significant shift caused by the loss of momentum of the traditionally used PowerPC and SPARC instruction set architectures in the commercial domain. This means that the space industry is not able to leverage training, software tools, etc. from the commercial domain and this fuels a need to shift to architectures present in larger commercial markets.

The De-RISC project brings together leading European entities within the areas of fault-tolerant microprocessors, hypervisors, embedded safety-critical software and mixed-criticality systems in an effort to commercialize a complete technology stack consisting of an FPGA space grade development board, system-on-chip design and software stack. The goal is to create a platform for the
aerospace industries implementing the open RISC-V microprocessor instruction set architecture together with specific features to address the needs of the target industries and to adopt modern commercial technology to allow leveraging technology development from other domains.


DASIA2021-DeRISC-final (1).pdf

Files (553.0 kB)

Name Size Download all
553.0 kB Preview Download

Additional details


  • RISC-V Foundation., accessed in May 2021.
  • Cobham Gaisler. "NOEL-V Processor",, accessed in May 2021.
  • fentISS. "XtratuM",, accessed in May 2021.
  • "De-RISC: Dependable Real-time Infrastructure for Safety-critical Computer", http://www.derisc-, accessed in May 2021.
  • Paco Gómez Molinero, Javier Coronel Parada, Miguel Masmano Tello, "XtratuM: A space qualified Hypervisor for LEON-based Computers", GR740 User Day at ESTEC, 28th November 2019.
  • Cobham Gaisler. "GR740 Quad-Core LEON4 SPARC V8 Processor",, accessed in May 2021.
  • fentISS, "LithOS",, accessed in May 2021.
  • Enrico Mezzetti, Leonidas Kosmidis, Jaume Abella, Francisco J. Cazorla, "High-Integrity Performance Monitoring Units in Automotive Chips for Reliable Timing V&V", in IEEE Micro, vol. 38, no. 1, pp. 56- 65, January/February 2018.
  • Javier Jalle, Mikel Fernandez, Jaume Abella, Jan Andersson, Matthieu Patte, Luca Fossati, Marco Zulianello, Francisco J. Cazorla, "Contention-aware performance monitoring counter support for real-time MPSoCs", 2016 11th IEEE Symposium on Industrial Embedded Systems (SIES), Krakow, 2016, pp. 1-10.
  • L. Pomante, D. Andreetti, F. Federici, V. Muttillo, D. Pascucci, "Analysis and design of a Command & Data Handling platform based on the LEON4 multicore processor and PikeOS hypervisor", DAta Systems In Aerospace – DASIA 2017.
  • Julien Galizzi, Jean-Jacques Metge, Paul Arberet, Eric Morand, Fabien Vigeant, et al.. "LVCUGEN (TSP-based solution) and first porting feedback", Embedded Real Time Software and Systems (ERTS2012), Feb 2012, Toulouse, France.