Planned intervention: On Wednesday June 26th 05:30 UTC Zenodo will be unavailable for 10-20 minutes to perform a storage cluster upgrade.
Published May 6, 2021 | Version 1.0
Project deliverable Open

D3.2: Report on simulations of first RFIC implementations

  • 1. Fraunhofer IAF
  • 2. Intracom SA Telecom Solutions
  • 3. Universidad Politécnica de Madrid
  • 4. University of Oulu
  • 5. University of Piraeus Research Centre
  • 6. Eurescom

Description

This deliverable describes the D-band transceiver RFICs, which were planned and designed as part of the first project phase between M12 and M17. Prior work for this activity explored some test structures for developing mixed-signal functions at the later stage, as well as breakout circuits and test packages for some critical transceiver functions for risk mitigation during the first year of the project. The fabrication, testing and packaging of the transceiver chipset is part of the second year, followed by the integration into an outdoor unit for the first field trials in ARIANDE. The main objective of this deliverable is to provide an overview of the RFIC chipset that will also serve as the baseline for further research in ARIADNE on energy efficient D-band transceivers as well as front-end management and control interfaces needed for that purpose.
Coordinator and technical contributor of this deliverable is IAF. The technical quality is assured by the technical manager Prof. Angeliki Alexiou and the Task Leaders ICOM (Task 3.1), IAF (Task 3.2), NCSRD (Task 3.3), and AALTO (Task 3.4).

Files

D3-2 Report on simulations of first RFIC implementations.pdf

Files (2.1 MB)

Additional details

Funding

ARIADNE – Artificial Intelligence Aided D-band Network for 5G Long Term Evolution 871464
European Commission