

PSP103.8 MOSFET MODEL: IMPROVEMENT OF THE CHARGE MODEL FOR SHORT CHANNEL TRANSISTORS

MOS-AK ESSDERC/ESSCIRC event

O. Rozeau*, S. Martinie*, G.D.J. Smit**, A.J. Scholten**, N. Derrier***, A. Juge***, P. Scheer*** and T. Poiroux*

*CEA-Leti (F), **NXP (NL), ***STMicroelectronics (F)

September 6th, 2021

- **Introduction to PSP**
- **Overview of recent PSP versions**
- **Parasitic charges included in PSP103.7 and before**
- **Inner fringe charge model**
- **Inversion charges of overlaps**
- **Conclusion**

- **PSP is a surface potential based model for deep-submicron bulk MOSFET**
	- Its development is supported by the CMC (Compact Model Coalition) : https://si2.org/cmc/
	- In December 2005, PSP has been elected a new industrial standard model by the CMC. This initial version was based on MM11 (from NXP Semiconductors) and SP (from Pennsylvania State University and later at Arizona State University).
	- PSP contains all relevant physical effects such as mobility degradation, velocity saturation, DIBL, gate leakage currents, lateral doping gradient effects, STI stress, etc.
	- PSP meets numerical requirements for Digital, Analog-Mixed Signal, and RF circuit designs, in particular continuous derivation of currents and charges is insured.
	- Since the first standard version, the developers have provided 16 releases.

• **Since 2015, CEA-Leti is the main developer of PSP**

Website address:

https://www.cea.fr/cea-tech/leti/pspsupport

Contains:

- Release information
- Model documentation for PSP and JUNCAP2
- Downloadable Verilog-A codes

• **Since 2015, CEA-Leti is the main developer PSP: one release per year**

leti PARASITIC CHARGES INCLUDED IN PSP103.7 AND BEFORE ceatech

• **Parasitic capacitances: COV, CFR, CGBOV, junction capacitances**

Bias independent gate to substrate overlap charge

Bias independent outer fringe \boldsymbol{c} harges: $Q_{of,s}$,and $Q_{of,d}$

Bias dependent gate to drain/source overlap charges $Q_{s,ov}$ and $Q_{d,ov}$ **These charges model don't include the inversion regime**

STI

leti **PARASITIC CHARGES INCLUDED IN PSP103.7 AND BEFORE** ceatech

• **Analysis of PSP103.7 versus TCAD simulations: CV for short channel MOSFET**

Blue lines: PSP103.7

Requires improvements in accumulation regime for short channel MOSFET:

- Inner fringe capacitances are not modeled
- Inversion of overlaps is not modeled

• **Intrinsic MOSFET: inner fringe charges versus channel charge**

• **Surface potential profile near to the drain and the source**

• **Modeling method of inner fringe charge**

Rigorous calculation of λ is very complex and depends on doping profiles, thicknesses, etc.

In depletion, we can write the inner fringe capacitance as:

• **Modeling method of inner fringe charge**

In accumulation, the decrease of inner fringe charges due to screening effect is done by:

 $C_{gs, inr} = C_{sg, inr} = CINR \cdot f_{inr, acc}$ $C_{ad,inv} = C_{dg,inv} = \text{CINRD} \cdot f_{inv,acc}$

mathematical function to reproduce the behavior

$V_{g,inv} = V_{GB,ac}^* - DVFBINR + V_{inr,max}$			
$f_{inv,acc}$ is a mathematical	$V_{x1,inv} = MAXA (V_{g,inv}, V_{inr,max}, a_{inv})$	$\sum_{\substack{z \in \mathbb{Z} \\ 0.6 \\ z \neq 0.4}}^{0.8}$	
$f_{inv,acc}$ is a function to reproduce the behavior	$V_{g,inv,eff} = \frac{V_{g,inv} \cdot V_{inr,max}}{V_{x1,inv}}$	Parameter for screening effect in accumulation deflection	0.2
$f_{q,inv} = \sqrt{1 - FCINRACC \cdot V_{g,inv,eff}}$	Parameter for screening effect in accumulation 2.000 -1.500 -1.000 -0.000		

• **Modeling method of inner fringe charge**

In general case, by combining both effects:

In PSP, the calculations of the inner fringe charges are based on these equations

• **Parameter description of inner fringe charge model**

• **Introduction and validation of inner fringe charge model**

 -1

 $\mathbf 0$

• **Analysis from TCAD simulations: partial inversion of overlaps**

• **Introduction of overlap charges in inversion (channel in accumulation)**

Charges induced by the inversion of overlaps are added at the gate and the bulk

$$
Q_g = Q_{g,i} + Q_{g,inv} + Q_{s,ov} + Q_{d,ov} + Q_{of,s} + Q_{of,d} + Q_{gb,ov} + Q_{g,ov} + Q_{g,dev}
$$

\n
$$
Q_s = Q_{s,i} + Q_{s,inv} - Q_{s,ov} - Q_{of,s}
$$

\n
$$
Q_d = Q_{d,i} + Q_{d,inv} - Q_{d,ov} - Q_{of,d}
$$

\n
$$
Q_b = -Q_g - Q_s - Q_d
$$

\n
$$
Lambert W-function
$$

of these charges is based on the use of $ion:$

$$
x_{\text{gb,eff,ov}} = \ln\left(1 + \exp\left(\text{CGOVACCG}\cdot\left(\frac{V_{\text{GB}} - \boldsymbol{V_{FB}}}{2 \cdot \phi_{\text{T}}} + \Delta x_{\text{gb,ov}}\right)\right)\right)
$$

$$
Q_{\text{g,ov}} = -2 \cdot \phi_{\text{T}} \cdot \text{FCGOVACC} \cdot \text{CGOV} \cdot \frac{x_{\text{gb,eff,ov}}}{\text{CGOVACCG}} \cdot \left(1 - \frac{\ln\left(1 + x_{\text{gb,eff,ov}}\right)}{2 + x_{\text{gb,eff,ov}}}\right)
$$

$$
x_{\text{gb,eff,dev}} = \ln\left(1 + \exp\left(\text{CGOVACCG} \cdot \left(\frac{V_{\text{GB}} - V_{\text{FB}}}{2 \cdot \phi_{\text{T}}} + \Delta x_{\text{gb,dev}}\right)\right)\right)
$$

$$
Q_{\text{g,dot}} = -2 \cdot \phi_{\text{T}} \cdot \text{FCGOVACC} \cdot \text{CGOVD} \cdot \frac{x_{\text{gb,eff,dot}}}{\text{CGOVACC}} \cdot \left(1 - \frac{\ln\left(1 + x_{\text{gb,eff,dot}}\right)}{2 + x_{\text{gb,eff,dot}}}\right)
$$

• **Improvement of gate-bulk capacitance for short channel transistors**

• **Model validation using experimental data**

Better description of CV characteristics in accumulation and depletion regimes for short channel MOSFET (here L=35nm)

• **Validations of Source-Drain symmetry and capacitance reciprocities**

vg $[E+0]$

 \Box Reciprocities of parasitic capacitances whatever the supplied voltages

> *L=60nm Vds=0V to 2V Vbs=0V*

 -0

 $d^2\delta\mathcal{C}_g$

 dV_x 2

50

- **PSP103.8 is a significant release for the modeling of short channel CV in accumulation regime**
- **Where to find PSP releases**
	- Verilog-A versions of PSP are free downloadable at<https://www.cea.fr/cea-tech/leti/pspsupport>
	- PSP can be used in most of commercial circuit simulators
	- PSP103.8.0 has been released in July 2020
	- PSP103.8.1, containing minor bug fixes and new parameters for temperature control, has been released in Avril 2021

CEA-Leti, technology research institute Commissariat à l'énergie atomique et aux énergies alternatives Minatec Campus | 17 avenue des Martyrs | 38054 Grenoble Cedex | France **www.leti-cea.com**

CONTRACTOR

