Planned intervention: On Wednesday June 26th 05:30 UTC Zenodo will be unavailable for 10-20 minutes to perform a storage cluster upgrade.
Published September 12, 2018 | Version v1
Conference paper Open

A low-cost SVM classifier on FPGA for pedestrian detection

  • 1. Autonomous University of Barcelona

Description

Support Vector Machine (SVM) classifier is an intensive computational part of a pedestrian detection system. A real-time system requires the classifier to be implemented in embedded platforms. In this paper, a hardware accelerator for the SVM classifier, which is part of the pedestrian detection system, has been designed and implemented on FPGA. The accelerator, which targets low latency and on-chip memory use, can be scaled to different input image sizes. The memory usage of the accelerator alone is 77% of the state of the art implementation. The accelerator is demonstrated by being integrated into a pedestrian detection. It increases the system’s throughput by 1.9 times.

Files

JCER2018_v1.1.pdf

Files (533.6 kB)

Name Size Download all
md5:d7175e2c0516b1d1d0ae085a6d11209c
533.6 kB Preview Download